12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194919591969197919891999200920192029203920492059206920792089209921092119212921392149215921692179218921992209221922292239224922592269227922892299230923192329233923492359236923792389239924092419242924392449245924692479248924992509251925292539254925592569257925892599260926192629263926492659266926792689269927092719272927392749275927692779278927992809281928292839284928592869287928892899290929192929293929492959296929792989299930093019302930393049305930693079308930993109311931293139314931593169317931893199320932193229323932493259326932793289329933093319332933393349335933693379338933993409341934293439344934593469347934893499350935193529353935493559356935793589359936093619362936393649365936693679368936993709371937293739374937593769377937893799380938193829383938493859386938793889389939093919392939393949395939693979398939994009401940294039404940594069407940894099410941194129413941494159416941794189419942094219422942394249425942694279428942994309431943294339434943594369437943894399440944194429443944494459446944794489449945094519452945394549455945694579458945994609461946294639464946594669467946894699470947194729473947494759476947794789479948094819482948394849485948694879488948994909491949294939494949594969497949894999500950195029503950495059506950795089509951095119512951395149515951695179518951995209521952295239524952595269527952895299530953195329533953495359536953795389539954095419542954395449545954695479548954995509551955295539554955595569557955895599560956195629563956495659566956795689569957095719572957395749575957695779578957995809581958295839584958595869587958895899590959195929593959495959596959795989599960096019602960396049605960696079608960996109611961296139614961596169617961896199620962196229623962496259626962796289629963096319632963396349635963696379638963996409641964296439644964596469647964896499650965196529653965496559656965796589659966096619662966396649665966696679668966996709671967296739674967596769677967896799680968196829683968496859686968796889689969096919692969396949695969696979698969997009701970297039704970597069707970897099710971197129713971497159716971797189719972097219722972397249725972697279728972997309731973297339734973597369737973897399740974197429743974497459746974797489749975097519752975397549755975697579758975997609761976297639764976597669767976897699770977197729773977497759776977797789779978097819782978397849785978697879788978997909791979297939794979597969797979897999800980198029803980498059806980798089809981098119812981398149815981698179818981998209821982298239824982598269827982898299830983198329833983498359836983798389839984098419842984398449845984698479848984998509851985298539854985598569857985898599860986198629863986498659866986798689869987098719872987398749875987698779878987998809881988298839884988598869887988898899890989198929893989498959896989798989899990099019902990399049905990699079908990999109911991299139914991599169917991899199920992199229923992499259926992799289929993099319932993399349935993699379938993999409941994299439944994599469947994899499950995199529953995499559956995799589959996099619962996399649965996699679968996999709971997299739974997599769977997899799980998199829983998499859986998799889989999099919992999399949995999699979998999910000100011000210003100041000510006100071000810009100101001110012100131001410015100161001710018100191002010021100221002310024100251002610027100281002910030100311003210033100341003510036100371003810039100401004110042100431004410045100461004710048100491005010051100521005310054100551005610057100581005910060100611006210063100641006510066100671006810069100701007110072100731007410075100761007710078100791008010081100821008310084100851008610087100881008910090100911009210093100941009510096100971009810099101001010110102101031010410105101061010710108101091011010111101121011310114101151011610117101181011910120101211012210123101241012510126101271012810129101301013110132101331013410135101361013710138101391014010141101421014310144101451014610147101481014910150101511015210153101541015510156101571015810159101601016110162101631016410165101661016710168101691017010171101721017310174101751017610177101781017910180101811018210183101841018510186101871018810189101901019110192101931019410195101961019710198101991020010201102021020310204102051020610207102081020910210102111021210213102141021510216102171021810219102201022110222102231022410225102261022710228102291023010231102321023310234102351023610237102381023910240102411024210243102441024510246102471024810249102501025110252102531025410255102561025710258102591026010261102621026310264102651026610267102681026910270102711027210273102741027510276102771027810279102801028110282102831028410285102861028710288102891029010291102921029310294102951029610297102981029910300103011030210303103041030510306103071030810309103101031110312103131031410315103161031710318103191032010321103221032310324103251032610327103281032910330103311033210333103341033510336103371033810339103401034110342103431034410345103461034710348103491035010351103521035310354103551035610357103581035910360103611036210363103641036510366103671036810369103701037110372103731037410375103761037710378103791038010381103821038310384103851038610387103881038910390103911039210393103941039510396103971039810399104001040110402104031040410405104061040710408104091041010411104121041310414104151041610417104181041910420104211042210423104241042510426104271042810429104301043110432104331043410435104361043710438104391044010441104421044310444104451044610447104481044910450104511045210453104541045510456104571045810459104601046110462104631046410465104661046710468104691047010471104721047310474104751047610477104781047910480104811048210483104841048510486104871048810489104901049110492104931049410495104961049710498104991050010501105021050310504105051050610507105081050910510105111051210513105141051510516105171051810519105201052110522105231052410525105261052710528105291053010531105321053310534105351053610537105381053910540105411054210543105441054510546105471054810549105501055110552105531055410555105561055710558105591056010561105621056310564105651056610567105681056910570105711057210573105741057510576105771057810579105801058110582105831058410585105861058710588105891059010591105921059310594105951059610597105981059910600106011060210603106041060510606106071060810609106101061110612106131061410615106161061710618106191062010621106221062310624106251062610627106281062910630106311063210633106341063510636106371063810639106401064110642106431064410645106461064710648106491065010651106521065310654106551065610657106581065910660106611066210663106641066510666106671066810669106701067110672106731067410675106761067710678106791068010681106821068310684106851068610687106881068910690106911069210693106941069510696106971069810699107001070110702107031070410705107061070710708107091071010711107121071310714107151071610717107181071910720107211072210723107241072510726107271072810729107301073110732107331073410735107361073710738107391074010741107421074310744107451074610747107481074910750107511075210753 |
- /* Declarations for C-SKY opcode table
- Copyright (C) 2007-2022 Free Software Foundation, Inc.
- Contributed by C-SKY Microsystems and Mentor Graphics.
- This file is part of the GNU opcodes library.
- This library is free software; you can redistribute it and/or modify
- it under the terms of the GNU General Public License as published by
- the Free Software Foundation; either version 3, or (at your option)
- any later version.
- It is distributed in the hope that it will be useful, but WITHOUT
- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
- License for more details.
- You should have received a copy of the GNU General Public License
- along with GAS; see the file COPYING. If not, write to the Free
- Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA
- 02110-1301, USA. */
- #include "opcode/csky.h"
- #include "safe-ctype.h"
- #define OP_TABLE_NUM 2
- #define MAX_OPRND_NUM 5
- enum operand_type
- {
- OPRND_TYPE_NONE = 0,
- /* Control register. */
- OPRND_TYPE_CTRLREG,
- /* r0 - r7. */
- OPRND_TYPE_GREG0_7,
- /* r0 - r15. */
- OPRND_TYPE_GREG0_15,
- /* r16 - r31. */
- OPRND_TYPE_GREG16_31,
- /* r0 - r31. */
- OPRND_TYPE_AREG,
- /* (rx). */
- OPRND_TYPE_AREG_WITH_BRACKET,
- OPRND_TYPE_AREG_WITH_LSHIFT,
- OPRND_TYPE_AREG_WITH_LSHIFT_FPU,
- OPRND_TYPE_FREG_WITH_INDEX,
- OPRND_TYPE_VREG_WITH_INDEX,
- /* r1 only, for xtrb0(1)(2)(3) in csky v1 ISA. */
- OPRND_TYPE_REG_r1a,
- /* r1 only, for divs/divu in csky v1 ISA. */
- OPRND_TYPE_REG_r1b,
- /* r28. */
- OPRND_TYPE_REG_r28,
- OPRND_TYPE_REGr4_r7,
- /* sp register with bracket. */
- OPRND_TYPE_REGbsp,
- /* sp register. */
- OPRND_TYPE_REGsp,
- /* Register with bracket. */
- OPRND_TYPE_REGnr4_r7,
- /* Not sp register. */
- OPRND_TYPE_REGnsp,
- /* Not lr register. */
- OPRND_TYPE_REGnlr,
- /* Not sp/lr register. */
- OPRND_TYPE_REGnsplr,
- /* hi/lo register. */
- OPRND_TYPE_REGhilo,
- /* VDSP register. */
- OPRND_TYPE_VREG,
- /* cp index. */
- OPRND_TYPE_CPIDX,
- /* cp regs. */
- OPRND_TYPE_CPREG,
- /* cp cregs. */
- OPRND_TYPE_CPCREG,
- /* fpu regs. */
- OPRND_TYPE_FREG,
- /* fpu even regs. */
- OPRND_TYPE_FEREG,
- /* Float round mode. */
- OPRND_TYPE_RM,
- /* PSR bits. */
- OPRND_TYPE_PSR_BITS_LIST,
- /* Constant. */
- OPRND_TYPE_CONSTANT,
- /* Floating Constant. */
- OPRND_TYPE_FCONSTANT,
- /* Extern lrw constant. */
- OPRND_TYPE_ELRW_CONSTANT,
- /* [label]. */
- OPRND_TYPE_LABEL_WITH_BRACKET,
- /* The operand is the same as first reg. It is a dummy reg that doesn't
- appear in the binary code of the instruction. It is also used by
- the disassembler.
- For example: bclri rz, rz, imm5 -> bclri rz, imm5. */
- OPRND_TYPE_DUMMY_REG,
- /* The type of the operand is same as the first operand. If the value
- of the operand is same as the first operand, we can use a 16-bit
- instruction to represent the opcode.
- For example: addc r1, r1, r2 -> addc16 r1, r2. */
- OPRND_TYPE_2IN1_DUMMY,
- /* Output a reg same as the first reg.
- For example: addc r17, r1 -> addc32 r17, r17, r1.
- The old "addc" cannot be represented by a 16-bit instruction because
- 16-bit "addc" only supports regs from r0 to r15. So we use "addc32"
- which has 3 operands, and duplicate the first operand to the second. */
- OPRND_TYPE_DUP_GREG0_7,
- OPRND_TYPE_DUP_GREG0_15,
- OPRND_TYPE_DUP_AREG,
- /* Immediate. */
- OPRND_TYPE_IMM1b,
- OPRND_TYPE_IMM2b,
- OPRND_TYPE_IMM3b,
- OPRND_TYPE_IMM4b,
- OPRND_TYPE_IMM5b,
- OPRND_TYPE_IMM7b,
- OPRND_TYPE_IMM8b,
- OPRND_TYPE_IMM9b,
- OPRND_TYPE_IMM12b,
- OPRND_TYPE_IMM15b,
- OPRND_TYPE_IMM16b,
- OPRND_TYPE_IMM18b,
- OPRND_TYPE_IMM32b,
- /* Immediate left shift 2 bits. */
- OPRND_TYPE_IMM7b_LS2,
- OPRND_TYPE_IMM8b_LS2,
- /* OPRND_TYPE_IMM5b_a_b means: Immediate in (a, b). */
- OPRND_TYPE_IMM5b_1_31,
- OPRND_TYPE_IMM5b_7_31,
- /* OPRND_TYPE_IMM5b_LS means: Imm <= prev Imm. */
- OPRND_TYPE_IMM5b_LS,
- /* Operand type for rori and rotri. */
- OPRND_TYPE_IMM5b_RORI,
- OPRND_TYPE_IMM5b_VSH,
- OPRND_TYPE_IMM5b_POWER,
- OPRND_TYPE_IMM5b_7_31_POWER,
- OPRND_TYPE_IMM5b_BMASKI,
- OPRND_TYPE_IMM8b_BMASKI,
- /* For v2 movih. */
- OPRND_TYPE_IMM16b_MOVIH,
- /* For v2 ori. */
- OPRND_TYPE_IMM16b_ORI,
- /* For v2 ld/st. */
- OPRND_TYPE_IMM_LDST,
- OPRND_TYPE_IMM_FLDST,
- OPRND_TYPE_IMM2b_JMPIX,
- /* Offset for bloop. */
- OPRND_TYPE_BLOOP_OFF4b,
- OPRND_TYPE_BLOOP_OFF12b,
- /* Offset for jump. */
- OPRND_TYPE_OFF8b,
- OPRND_TYPE_OFF10b,
- OPRND_TYPE_OFF11b,
- OPRND_TYPE_OFF16b,
- OPRND_TYPE_OFF16b_LSL1,
- OPRND_TYPE_OFF26b,
- /* An immediate or label. */
- OPRND_TYPE_IMM_OFF18b,
- /* Offset immediate. */
- OPRND_TYPE_OIMM3b,
- OPRND_TYPE_OIMM4b,
- OPRND_TYPE_OIMM5b,
- OPRND_TYPE_OIMM8b,
- OPRND_TYPE_OIMM12b,
- OPRND_TYPE_OIMM16b,
- OPRND_TYPE_OIMM18b,
- /* For csky v2 idly. */
- OPRND_TYPE_OIMM5b_IDLY,
- /* For v2 bmaski. */
- OPRND_TYPE_OIMM5b_BMASKI,
- /* Constants. */
- OPRND_TYPE_CONST1,
- /* PC relative offset. */
- OPRND_TYPE_PCR_OFFSET_16K,
- OPRND_TYPE_PCR_OFFSET_64K,
- OPRND_TYPE_PCR_OFFSET_64M,
- OPRND_TYPE_CPFUNC,
- OPRND_TYPE_GOT_PLT,
- OPRND_TYPE_REGLIST_LDM,
- OPRND_TYPE_REGLIST_DASH,
- OPRND_TYPE_FREGLIST_DASH,
- OPRND_TYPE_REGLIST_COMMA,
- OPRND_TYPE_REGLIST_DASH_COMMA,
- OPRND_TYPE_BRACKET,
- OPRND_TYPE_ABRACKET,
- OPRND_TYPE_JBTF,
- OPRND_TYPE_JBR,
- OPRND_TYPE_JBSR,
- OPRND_TYPE_UNCOND10b,
- OPRND_TYPE_UNCOND16b,
- OPRND_TYPE_COND10b,
- OPRND_TYPE_COND16b,
- OPRND_TYPE_JCOMPZ,
- OPRND_TYPE_LSB2SIZE,
- OPRND_TYPE_MSB2SIZE,
- OPRND_TYPE_LSB,
- OPRND_TYPE_MSB,
- /* Single float and double float. */
- OPRND_TYPE_SFLOAT,
- OPRND_TYPE_DFLOAT,
- OPRND_TYPE_HFLOAT_FMOVI,
- OPRND_TYPE_SFLOAT_FMOVI,
- OPRND_TYPE_DFLOAT_FMOVI,
- };
- /* Operand descriptors. */
- struct operand
- {
- /* Mask for suboperand. */
- unsigned int mask;
- /* Suboperand type. */
- enum operand_type type;
- /* Operand shift. */
- int shift;
- };
- struct soperand
- {
- /* Mask for operand. */
- unsigned int mask;
- /* Operand type. */
- enum operand_type type;
- /* Operand shift. */
- int shift;
- /* Suboperand. */
- struct operand subs[3];
- };
- union csky_operand
- {
- struct operand oprnds[MAX_OPRND_NUM];
- struct suboperand1
- {
- struct operand oprnd;
- struct soperand soprnd;
- } soprnd1;
- struct suboperand2
- {
- struct soperand soprnd;
- struct operand oprnd;
- } soprnd2;
- };
- /* Describe a single instruction encoding. */
- struct csky_opcode_info
- {
- /* How many operands. */
- long operand_num;
- /* The instruction opcode. */
- unsigned int opcode;
- /* Operand information. */
- union csky_operand oprnd;
- };
- /* C-SKY instruction description. Each mnemonic can have multiple
- 16-bit and 32-bit encodings. */
- struct csky_opcode
- {
- /* The instruction name. */
- const char *mnemonic;
- /* Whether this is an unconditional control transfer instruction,
- for the purposes of placing literal pools after it.
- 0 = no, 1 = within function, 2 = end of function.
- See check_literals in gas/config/tc-csky.c. */
- int transfer;
- /* Encodings for 16-bit opcodes. */
- struct csky_opcode_info op16[OP_TABLE_NUM];
- /* Encodings for 32-bit opcodes. */
- struct csky_opcode_info op32[OP_TABLE_NUM];
- /* Instruction set flag. */
- BFD_HOST_U_64_BIT isa_flag16;
- BFD_HOST_U_64_BIT isa_flag32;
- /* Whether this insn needs relocation, 0: no, !=0: yes. */
- signed int reloc16;
- signed int reloc32;
- /* Whether this insn needs relaxation, 0: no, != 0: yes. */
- signed int relax;
- /* Worker function to call when this instruction needs special assembler
- handling. */
- bool (*work) (void);
- };
- /* The following are the opcodes used in relax/fix process. */
- #define CSKYV1_INST_JMPI 0x7000
- #define CSKYV1_INST_ADDI 0x2000
- #define CSKYV1_INST_SUBI 0x2400
- #define CSKYV1_INST_LDW 0x8000
- #define CSKYV1_INST_STW 0x9000
- #define CSKYV1_INST_BSR 0xf800
- #define CSKYV1_INST_LRW 0x7000
- #define CSKYV1_INST_ADDU 0x1c00
- #define CSKYV1_INST_JMP 0x00c0
- #define CSKYV1_INST_MOV_R1_RX 0x1201
- #define CSKYV1_INST_MOV_RX_R1 0x1210
- #define CSKYV2_INST_BT16 0x0800
- #define CSKYV2_INST_BF16 0x0c00
- #define CSKYV2_INST_BT32 0xe8600000
- #define CSKYV2_INST_BF32 0xe8400000
- #define CSKYV2_INST_BR32 0xe8000000
- #define CSKYV2_INST_NOP 0x6c03
- #define CSKYV2_INST_MOVI16 0x3000
- #define CSKYV2_INST_MOVI32 0xea000000
- #define CSKYV2_INST_MOVIH 0xea200000
- #define CSKYV2_INST_LRW16 0x1000
- #define CSKYV2_INST_LRW32 0xea800000
- #define CSKYV2_INST_BSR32 0xe0000000
- #define CSKYV2_INST_BR32 0xe8000000
- #define CSKYV2_INST_FLRW 0xf4003800
- #define CSKYV2_INST_JMPI32 0xeac00000
- #define CSKYV2_INST_JSRI32 0xeae00000
- #define CSKYV2_INST_JSRI_TO_LRW 0xea9a0000
- #define CSKYV2_INST_JSR_R26 0xe8fa0000
- #define CSKYV2_INST_MOV_R0_R0 0xc4004820
- #define OPRND_SHIFT_0_BIT 0
- #define OPRND_SHIFT_1_BIT 1
- #define OPRND_SHIFT_2_BIT 2
- #define OPRND_SHIFT_3_BIT 3
- #define OPRND_SHIFT_4_BIT 4
- #define OPRND_MASK_NONE 0x0
- #define OPRND_MASK_0_1 0x3
- #define OPRND_MASK_0_2 0x7
- #define OPRND_MASK_0_3 0xf
- #define OPRND_MASK_0_4 0x1f
- #define OPRND_MASK_0_7 0xff
- #define OPRND_MASK_0_8 0x1ff
- #define OPRND_MASK_0_9 0x3ff
- #define OPRND_MASK_0_10 0x7ff
- #define OPRND_MASK_0_11 0xfff
- #define OPRND_MASK_0_14 0x7fff
- #define OPRND_MASK_0_15 0xffff
- #define OPRND_MASK_0_17 0x3ffff
- #define OPRND_MASK_0_25 0x3ffffff
- #define OPRND_MASK_2_4 0x1c
- #define OPRND_MASK_2_5 0x3c
- #define OPRND_MASK_3_7 0xf8
- #define OPRND_MASK_4 0x10
- #define OPRND_MASK_4_5 0x30
- #define OPRND_MASK_4_6 0x70
- #define OPRND_MASK_4_7 0xf0
- #define OPRND_MASK_4_8 0x1f0
- #define OPRND_MASK_4_10 0x7f0
- #define OPRND_MASK_5 0x20
- #define OPRND_MASK_5_6 0x60
- #define OPRND_MASK_5_7 0xe0
- #define OPRND_MASK_5_8 0x1e0
- #define OPRND_MASK_5_9 0x3e0
- #define OPRND_MASK_6 0x40
- #define OPRND_MASK_6_7 0xc0
- #define OPRND_MASK_6_8 0x1c0
- #define OPRND_MASK_6_9 0x3c0
- #define OPRND_MASK_6_10 0x7c0
- #define OPRND_MASK_7 0x80
- #define OPRND_MASK_7_8 0x180
- #define OPRND_MASK_8_9 0x300
- #define OPRND_MASK_8_10 0x700
- #define OPRND_MASK_8_11 0xf00
- #define OPRND_MASK_9_10 0x600
- #define OPRND_MASK_9_12 0x1e00
- #define OPRND_MASK_10_11 0xc00
- #define OPRND_MASK_10_14 0x7c00
- #define OPRND_MASK_12_15 0xf000
- #define OPRND_MASK_13_17 0x3e000
- #define OPRND_MASK_16_19 0xf0000
- #define OPRND_MASK_16_20 0x1f0000
- #define OPRND_MASK_16_25 0x3ff0000
- #define OPRND_MASK_17_24 0x1fe0000
- #define OPRND_MASK_20 0x0100000
- #define OPRND_MASK_20_21 0x0300000
- #define OPRND_MASK_20_22 0x0700000
- #define OPRND_MASK_20_23 0x0f00000
- #define OPRND_MASK_20_24 0x1f00000
- #define OPRND_MASK_20_25 0x3f00000
- #define OPRND_MASK_21_24 0x1e00000
- #define OPRND_MASK_21_25 0x3e00000
- #define OPRND_MASK_25 0x2000000
- #define OPRND_MASK_RSV 0xffffffff
- #define OPRND_MASK_0_3or5_8 OPRND_MASK_0_3 | OPRND_MASK_5_8
- #define OPRND_MASK_0_3or6_7 OPRND_MASK_0_3 | OPRND_MASK_6_7
- #define OPRND_MASK_0_3or21_24 OPRND_MASK_0_3 | OPRND_MASK_21_24
- #define OPRND_MASK_0_3or25 OPRND_MASK_0_3 | OPRND_MASK_25
- #define OPRND_MASK_0_4or21_24 OPRND_MASK_0_4 | OPRND_MASK_21_24
- #define OPRND_MASK_0_4or21_25 OPRND_MASK_0_4 | OPRND_MASK_21_25
- #define OPRND_MASK_0_4or16_20 OPRND_MASK_0_4 | OPRND_MASK_16_20
- #define OPRND_MASK_0_4or8_10 OPRND_MASK_0_4 | OPRND_MASK_8_10
- #define OPRND_MASK_0_4or8_9 OPRND_MASK_0_4 | OPRND_MASK_8_9
- #define OPRND_MASK_0_14or16_20 OPRND_MASK_0_14 | OPRND_MASK_16_20
- #define OPRND_MASK_4or5_8 OPRND_MASK_4 | OPRND_MASK_5_8
- #define OPRND_MASK_5or20_21 OPRND_MASK_5 | OPRND_MASK_20_21
- #define OPRND_MASK_5or20_22 OPRND_MASK_5 | OPRND_MASK_20_22
- #define OPRND_MASK_5or20_23 OPRND_MASK_5 | OPRND_MASK_20_23
- #define OPRND_MASK_5or20_24 OPRND_MASK_5 | OPRND_MASK_20_24
- #define OPRND_MASK_5or20_25 OPRND_MASK_5 | OPRND_MASK_20_25
- #define OPRND_MASK_5or21_24 OPRND_MASK_5 | OPRND_MASK_21_24
- #define OPRND_MASK_2_5or6_9 OPRND_MASK_2_5 | OPRND_MASK_6_9
- #define OPRND_MASK_4_6or21_25 OPRND_MASK_4_6 | OPRND_MASK_21_25
- #define OPRND_MASK_4_7or21_24 OPRND_MASK_4_7 | OPRND_MASK_21_24
- #define OPRND_MASK_5_6or21_25 OPRND_MASK_5_6 | OPRND_MASK_21_25
- #define OPRND_MASK_5_7or8_10 OPRND_MASK_5_7 | OPRND_MASK_8_10
- #define OPRND_MASK_5_9or21_25 OPRND_MASK_5_9 | OPRND_MASK_21_25
- #define OPRND_MASK_8_9or21_25 OPRND_MASK_8_9 | OPRND_MASK_21_25
- #define OPRND_MASK_8_9or16_25 OPRND_MASK_8_9 | OPRND_MASK_16_20 | OPRND_MASK_21_25
- #define OPRND_MASK_16_19or21_24 OPRND_MASK_16_19 | OPRND_MASK_21_24
- #define OPRND_MASK_16_20or21_25 OPRND_MASK_16_20 | OPRND_MASK_21_25
- #define OPRND_MASK_4or9_10or25 OPRND_MASK_4 | OPRND_MASK_9_10 | OPRND_MASK_25
- #define OPRND_MASK_4_7or16_24 OPRND_MASK_4_7 | OPRND_MASK_16_20 | OPRND_MASK_21_24
- #define OPRND_MASK_4_6or20 OPRND_MASK_4_6 | OPRND_MASK_20
- #define OPRND_MASK_5_7or20 OPRND_MASK_5_7 | OPRND_MASK_20
- #define OPRND_MASK_4_5or20or25 OPRND_MASK_4 | OPRND_MASK_5 | OPRND_MASK_20 | OPRND_MASK_25
- #define OPRND_MASK_4_6or20or25 OPRND_MASK_4_6 | OPRND_MASK_20 | OPRND_MASK_25
- #define OPRND_MASK_4_7or20or25 OPRND_MASK_4_7 | OPRND_MASK_20 | OPRND_MASK_25
- #define OPRND_MASK_6_9or17_24 OPRND_MASK_6_9 | OPRND_MASK_17_24
- #define OPRND_MASK_6_7or20 OPRND_MASK_6_7 | OPRND_MASK_20
- #define OPRND_MASK_6or20 OPRND_MASK_6 | OPRND_MASK_20
- #define OPRND_MASK_7or20 OPRND_MASK_7 | OPRND_MASK_20
- #define OPRND_MASK_5or8_9or16_25 OPRND_MASK_5 | OPRND_MASK_8_9or16_25
- #define OPRND_MASK_5or8_9or20_25 OPRND_MASK_5 | OPRND_MASK_8_9 | OPRND_MASK_20_25
- #define OPERAND_INFO(mask, type, shift) \
- {OPRND_MASK_##mask, OPRND_TYPE_##type, shift}
- #define OPCODE_INFO_NONE() \
- {-2, 0, \
- {{OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT)}}}
- /* Here and in subsequent macros, the "oprnd" arguments are the
- parenthesized arglist to the OPERAND_INFO macro above. */
- #define OPCODE_INFO(num, op, oprnd1, oprnd2, oprnd3, oprnd4, oprnd5) \
- {num, op, \
- {OPERAND_INFO oprnd1, OPERAND_INFO oprnd2, OPERAND_INFO oprnd3, \
- OPERAND_INFO oprnd4, OPERAND_INFO oprnd5}}
- #define OPCODE_INFO0(op) \
- {0, op, \
- {{OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT)}}}
- #define OPCODE_INFO1(op, oprnd) \
- {1, op, \
- {{OPERAND_INFO oprnd, \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT)}}}
- #define OPCODE_INFO2(op, oprnd1, oprnd2) \
- {2, op, \
- {{OPERAND_INFO oprnd1, \
- OPERAND_INFO oprnd2, \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT)}}}
- #define OPCODE_INFO3(op, oprnd1, oprnd2, oprnd3) \
- {3, op, \
- {{OPERAND_INFO oprnd1, \
- OPERAND_INFO oprnd2, \
- OPERAND_INFO oprnd3, \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT)}}}
- #define OPCODE_INFO4(op, oprnd1, oprnd2, oprnd3, oprnd4) \
- {4, op, \
- {{OPERAND_INFO oprnd1, \
- OPERAND_INFO oprnd2, \
- OPERAND_INFO oprnd3, \
- OPERAND_INFO oprnd4, \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT)}}}
- #define OPCODE_INFO_LIST(op, oprnd) \
- {-1, op, \
- {{OPERAND_INFO oprnd, \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT) , \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT)}}}
- #define OPCODE_INFO5(op, oprnd1, oprnd2, oprnd3, oprnd4, oprnd5) \
- {5, op, \
- {{OPERAND_INFO oprnd1, \
- OPERAND_INFO oprnd2, \
- OPERAND_INFO oprnd3, \
- OPERAND_INFO oprnd4, \
- OPERAND_INFO oprnd5}}}
- #define BRACKET_OPRND(oprnd1, oprnd2) \
- OPERAND_INFO (RSV, BRACKET, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO oprnd1, \
- OPERAND_INFO oprnd2, \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT)
- #define ABRACKET_OPRND(oprnd1, oprnd2) \
- OPERAND_INFO (RSV, ABRACKET, OPRND_SHIFT_0_BIT), \
- OPERAND_INFO oprnd1, \
- OPERAND_INFO oprnd2, \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT)
- #define SOPCODE_INFO1(op, soprnd) \
- {1, op, \
- {{soprnd, \
- OPERAND_INFO (NONE, NONE, OPRND_SHIFT_0_BIT)}}}
- #define SOPCODE_INFO2(op, oprnd, soprnd) \
- {2, op, \
- {{OPERAND_INFO oprnd, soprnd}}}
- /* Before using the opcode-defining macros, there need to be
- #defines for _TRANSFER, _RELOC16, _RELOC32, and _RELAX. See
- below. */
- /* FIXME: it is a wart that these parameters are not explicit. */
- #define OP16(mnem, opcode16, isa) \
- {mnem, _TRANSFER, \
- {opcode16, OPCODE_INFO_NONE ()}, \
- {OPCODE_INFO_NONE (), OPCODE_INFO_NONE ()}, \
- isa, 0, _RELOC16, 0, _RELAX, NULL}
- #ifdef BUILD_AS
- #define OP16_WITH_WORK(mnem, opcode16, isa, work) \
- {mnem, _TRANSFER, \
- {opcode16, OPCODE_INFO_NONE ()}, \
- {OPCODE_INFO_NONE (), OPCODE_INFO_NONE ()}, \
- isa, 0, _RELOC16, 0, _RELAX, work}
- #define OP32_WITH_WORK(mnem, opcode32, isa, work) \
- {mnem, _TRANSFER, \
- {OPCODE_INFO_NONE (), OPCODE_INFO_NONE ()}, \
- {opcode32, OPCODE_INFO_NONE ()}, \
- 0, isa, 0, _RELOC32, _RELAX, work}
- #define OP16_OP32_WITH_WORK(mnem, opcode16, isa16, opcode32, isa32, work) \
- {mnem, _TRANSFER, \
- {opcode16, OPCODE_INFO_NONE ()}, \
- {opcode32, OPCODE_INFO_NONE ()}, \
- isa16, isa32, _RELOC16, _RELOC32, _RELAX, work}
- #define DOP16_OP32_WITH_WORK(mnem, opcode16a, opcode16b, isa16, opcode32, isa32, work) \
- {mnem, _TRANSFER, \
- {opcode16a, opcode16b}, \
- {opcode32, OPCODE_INFO_NONE ()}, \
- isa16, isa32, _RELOC16, _RELOC32, _RELAX, work}
- #define DOP16_DOP32_WITH_WORK(mnem, opcode16a, opcode16b, isa16, opcode32a, opcode32b, isa32, work) \
- {mnem, _TRANSFER, \
- {opcode16a, opcode16b}, \
- {opcode32a, opcode32b}, \
- isa16, isa32, _RELOC16, _RELOC32, _RELAX, work}
- #define DOP32_WITH_WORK(mnem, opcode32a, opcode32b, isa, work) \
- {mnem, _TRANSFER, \
- {OPCODE_INFO_NONE (), OPCODE_INFO_NONE ()}, \
- {opcode32a, opcode32b}, \
- 0, isa, 0, _RELOC32, _RELAX, work}
- #else /* ifdef BUILD_AS */
- #define OP16_WITH_WORK(mnem, opcode16, isa, work) \
- {mnem, _TRANSFER, \
- {opcode16, OPCODE_INFO_NONE ()}, \
- {OPCODE_INFO_NONE (), OPCODE_INFO_NONE ()}, \
- isa, 0, _RELOC16, 0, _RELAX, NULL}
- #define OP32_WITH_WORK(mnem, opcode32, isa, work) \
- {mnem, _TRANSFER, \
- {OPCODE_INFO_NONE (), OPCODE_INFO_NONE ()}, \
- {opcode32, OPCODE_INFO_NONE ()}, \
- 0, isa, 0, _RELOC32, _RELAX, NULL}
- #define OP16_OP32_WITH_WORK(mnem, opcode16, isa16, opcode32, isa32, work) \
- {mnem, _TRANSFER, \
- {opcode16, OPCODE_INFO_NONE ()}, \
- {opcode32, OPCODE_INFO_NONE ()}, \
- isa16, isa32, _RELOC16, _RELOC32, _RELAX, NULL}
- #define DOP16_OP32_WITH_WORK(mnem, opcode16a, opcode16b, isa16, opcode32, isa32, work) \
- {mnem, _TRANSFER, \
- {opcode16a, opcode16b}, \
- {opcode32, OPCODE_INFO_NONE ()}, \
- isa16, isa32, _RELOC16, _RELOC32, _RELAX, NULL}
- #define DOP16_DOP32_WITH_WORK(mnem, opcode16a, opcode16b, isa16, opcode32a, opcode32b, isa32, work) \
- {mnem, _TRANSFER, \
- {opcode16a, opcode16b}, \
- {opcode32a, opcode32b}, \
- isa16, isa32, _RELOC16, _RELOC32, _RELAX, NULL}
- #define DOP32_WITH_WORK(mnem, opcode32a, opcode32b, isa, work) \
- {mnem, _TRANSFER, \
- {OPCODE_INFO_NONE (), OPCODE_INFO_NONE ()}, \
- {opcode32a, opcode32b}, \
- 0, isa, 0, _RELOC32, _RELAX, NULL}
- #endif /* ifdef BUILD_AS */
- #define DOP16(mnem, opcode16_1, opcode16_2, isa) \
- {mnem, _TRANSFER, \
- {opcode16_1, opcode16_2}, \
- {OPCODE_INFO_NONE (), OPCODE_INFO_NONE ()}, \
- isa, 0, _RELOC16, 0, _RELAX, NULL}
- #define OP32(mnem, opcode32, isa) \
- {mnem, _TRANSFER, \
- {OPCODE_INFO_NONE (), OPCODE_INFO_NONE ()}, \
- {opcode32, OPCODE_INFO_NONE ()}, \
- 0, isa, 0, _RELOC32, _RELAX, NULL}
- #define DOP32(mnem, opcode32a, opcode32b, isa) \
- {mnem, _TRANSFER, \
- {OPCODE_INFO_NONE (), OPCODE_INFO_NONE ()}, \
- {opcode32a, opcode32b}, \
- 0, isa, 0, _RELOC32, _RELAX, NULL}
- #define OP16_OP32(mnem, opcode16, isa16, opcode32, isa32) \
- {mnem, _TRANSFER, \
- {opcode16, OPCODE_INFO_NONE ()}, \
- {opcode32, OPCODE_INFO_NONE ()}, \
- isa16, isa32, _RELOC16, _RELOC32, _RELAX, NULL}
- #define DOP16_OP32(mnem, opcode16a, opcode16b, isa16, opcode32, isa32) \
- {mnem, _TRANSFER, \
- {opcode16a, opcode16b}, \
- {opcode32, OPCODE_INFO_NONE ()}, \
- isa16, isa32, _RELOC16, _RELOC32, _RELAX, NULL}
- #define OP16_DOP32(mnem, opcode16, isa16, opcode32a, opcode32b, isa32) \
- {mnem, _TRANSFER, \
- {opcode16, OPCODE_INFO_NONE ()}, \
- {opcode32a, opcode32b}, \
- isa16, isa32, _RELOC16, _RELOC32, _RELAX, NULL}
- #define DOP16_DOP32(mnem, opcode16a, opcode16b, isa16, opcode32a, opcode32b, isa32) \
- {mnem, _TRANSFER, \
- {opcode16a, opcode16b}, \
- {opcode32a, opcode32b}, \
- isa16, isa32, _RELOC16, _RELOC32, _RELAX, NULL}
- /* Register names and numbers. */
- #define V1_REG_SP 0
- #define V1_REG_LR 15
- struct psrbit
- {
- int value;
- int isa;
- const char *name;
- };
- const struct psrbit cskyv1_psr_bits[] =
- {
- {1, 0, "ie"},
- {2, 0, "fe"},
- {4, 0, "ee"},
- {8, 0, "af"},
- {0, 0, NULL},
- };
- const struct psrbit cskyv2_psr_bits[] =
- {
- {8, 0, "ee"},
- {4, 0, "ie"},
- {2, 0, "fe"},
- {1, 0, "af"},
- {0x10, CSKY_ISA_TRUST, "sie"},
- {0, 0, NULL},
- };
- #define GENERAL_REG_BANK 0x80000000
- #define REG_SUPPORT_ALL 0xffffffff
- /* CSKY register description. */
- struct csky_reg_def
- {
- /* The group number for control registers,
- and set the bank of genaral registers to a special number. */
- int bank;
- int regno;
- /* The name displayed by serial number. */
- const char *name;
- /* The name displayed by ABI infomation,
- used when objdump add option -Mabi-names. */
- const char *abi_name;
- /* The flags indicate which arches support the register. */
- int arch_flag;
- /* Some registers depend on special features. */
- char *features;
- };
- /* Arch flag. */
- #define ASH(a) (1 << CSKY_ARCH_##a)
- /* All arches exclued 801. */
- #define REG_SUPPORT_A (REG_SUPPORT_ALL & ~ASH(801))
- /* All arches exclued 801 and 802. */
- #define REG_SUPPORT_B (REG_SUPPORT_ALL & ~(ASH(801) | ASH(802)))
- /* All arches exclued 801, 802, 803, 805.*/
- #define REG_SUPPORT_C (REG_SUPPORT_ALL & ~(ASH(801) \
- | ASH(802) | ASH(803) | ASH(805)))
- /* All arches exclued 801, 802, 803, 805, 807, 810. */
- #define REG_SUPPORT_D (REG_SUPPORT_C & ~(ASH(807) | ASH(810)))
- /* All arches exclued 807, 810, 860. */
- #define REG_SUPPORT_E (REG_SUPPORT_ALL & ~(ASH(807) | ASH(810) | \
- ASH(860)))
- /* C-SKY V1 general registers table. */
- static struct csky_reg_def csky_abiv1_general_regs[] =
- {
- #define DECLARE_REG(regno, abi_name, support) \
- {GENERAL_REG_BANK, regno, "r"#regno, abi_name, support, NULL}
- DECLARE_REG (0, "sp", REG_SUPPORT_ALL),
- DECLARE_REG (1, NULL, REG_SUPPORT_ALL),
- DECLARE_REG (2, "a0", REG_SUPPORT_ALL),
- DECLARE_REG (3, "a1", REG_SUPPORT_ALL),
- DECLARE_REG (4, "a2", REG_SUPPORT_ALL),
- DECLARE_REG (5, "a3", REG_SUPPORT_ALL),
- DECLARE_REG (6, "a4", REG_SUPPORT_ALL),
- DECLARE_REG (7, "a5", REG_SUPPORT_ALL),
- DECLARE_REG (8, "fp", REG_SUPPORT_ALL),
- DECLARE_REG (8, "l0", REG_SUPPORT_ALL),
- DECLARE_REG (9, "l1", REG_SUPPORT_ALL),
- DECLARE_REG (10, "l2", REG_SUPPORT_ALL),
- DECLARE_REG (11, "l3", REG_SUPPORT_ALL),
- DECLARE_REG (12, "l4", REG_SUPPORT_ALL),
- DECLARE_REG (13, "l5", REG_SUPPORT_ALL),
- DECLARE_REG (14, "gb", REG_SUPPORT_ALL),
- DECLARE_REG (15, "lr", REG_SUPPORT_ALL),
- #undef DECLARE_REG
- {-1, -1, NULL, NULL, 0, NULL},
- };
- /* C-SKY V1 control registers table. */
- static struct csky_reg_def csky_abiv1_control_regs[] =
- {
- #define DECLARE_REG(regno, abi_name, support) \
- {0, regno, "cr"#regno, abi_name, support, NULL}
- DECLARE_REG (0, "psr", REG_SUPPORT_ALL),
- DECLARE_REG (1, "vbr", REG_SUPPORT_ALL),
- DECLARE_REG (2, "epsr", REG_SUPPORT_ALL),
- DECLARE_REG (3, "fpsr", REG_SUPPORT_ALL),
- DECLARE_REG (4, "epc", REG_SUPPORT_ALL),
- DECLARE_REG (5, "fpc", REG_SUPPORT_ALL),
- DECLARE_REG (6, "ss0", REG_SUPPORT_ALL),
- DECLARE_REG (7, "ss1", REG_SUPPORT_ALL),
- DECLARE_REG (8, "ss2", REG_SUPPORT_ALL),
- DECLARE_REG (9, "ss3", REG_SUPPORT_ALL),
- DECLARE_REG (10, "ss4", REG_SUPPORT_ALL),
- DECLARE_REG (11, "gcr", REG_SUPPORT_ALL),
- DECLARE_REG (12, "gsr", REG_SUPPORT_ALL),
- DECLARE_REG (13, "cpid", REG_SUPPORT_ALL),
- DECLARE_REG (14, "dcsr", REG_SUPPORT_ALL),
- DECLARE_REG (15, "cwr", REG_SUPPORT_ALL),
- DECLARE_REG (16, NULL, REG_SUPPORT_ALL),
- DECLARE_REG (17, "cfr", REG_SUPPORT_ALL),
- DECLARE_REG (18, "ccr", REG_SUPPORT_ALL),
- DECLARE_REG (19, "capr", REG_SUPPORT_ALL),
- DECLARE_REG (20, "pacr", REG_SUPPORT_ALL),
- DECLARE_REG (21, "prsr", REG_SUPPORT_ALL),
- DECLARE_REG (22, "mir", REG_SUPPORT_ALL),
- DECLARE_REG (23, "mrr", REG_SUPPORT_ALL),
- DECLARE_REG (24, "mel0", REG_SUPPORT_ALL),
- DECLARE_REG (25, "mel1", REG_SUPPORT_ALL),
- DECLARE_REG (26, "meh", REG_SUPPORT_ALL),
- DECLARE_REG (27, "mcr", REG_SUPPORT_ALL),
- DECLARE_REG (28, "mpr", REG_SUPPORT_ALL),
- DECLARE_REG (29, "mwr", REG_SUPPORT_ALL),
- DECLARE_REG (30, "mcir", REG_SUPPORT_ALL),
- #undef DECLARE_REG
- {-1, -1, NULL, NULL, 0, NULL},
- };
- /* C-SKY V2 general registers table. */
- static struct csky_reg_def csky_abiv2_general_regs[] =
- {
- #ifdef DECLARE_REG
- #undef DECLARE_REG
- #endif
- #define DECLARE_REG(regno, abi_name, support) \
- {GENERAL_REG_BANK, regno, "r"#regno, abi_name, support, NULL}
- DECLARE_REG (0, "a0", REG_SUPPORT_ALL),
- DECLARE_REG (1, "a1", REG_SUPPORT_ALL),
- DECLARE_REG (2, "a2", REG_SUPPORT_ALL),
- DECLARE_REG (3, "a3", REG_SUPPORT_ALL),
- DECLARE_REG (4, "l0", REG_SUPPORT_ALL),
- DECLARE_REG (5, "l1", REG_SUPPORT_ALL),
- DECLARE_REG (6, "l2", REG_SUPPORT_ALL),
- DECLARE_REG (7, "l3", REG_SUPPORT_ALL),
- DECLARE_REG (8, "l4", REG_SUPPORT_ALL),
- DECLARE_REG (9, "l5", REG_SUPPORT_A),
- DECLARE_REG (10, "l6", REG_SUPPORT_A),
- DECLARE_REG (11, "l7", REG_SUPPORT_A),
- DECLARE_REG (12, "t0", REG_SUPPORT_A),
- DECLARE_REG (13, "t1", REG_SUPPORT_ALL),
- DECLARE_REG (14, "sp", REG_SUPPORT_ALL),
- DECLARE_REG (15, "lr", REG_SUPPORT_ALL),
- DECLARE_REG (16, "l8", REG_SUPPORT_B),
- DECLARE_REG (17, "l9", REG_SUPPORT_B),
- DECLARE_REG (18, "t2", REG_SUPPORT_B),
- DECLARE_REG (19, "t3", REG_SUPPORT_B),
- DECLARE_REG (20, "t4", REG_SUPPORT_B),
- DECLARE_REG (21, "t5", REG_SUPPORT_B),
- DECLARE_REG (22, "t6", REG_SUPPORT_B),
- DECLARE_REG (23, "t7", REG_SUPPORT_B),
- DECLARE_REG (24, "t8", REG_SUPPORT_B),
- DECLARE_REG (25, "t9", REG_SUPPORT_B),
- DECLARE_REG (26, NULL, REG_SUPPORT_B),
- DECLARE_REG (27, NULL, REG_SUPPORT_B),
- DECLARE_REG (28, "gb", REG_SUPPORT_B),
- DECLARE_REG (28, "rgb", REG_SUPPORT_B),
- DECLARE_REG (28, "rdb", REG_SUPPORT_B),
- DECLARE_REG (29, "tb", REG_SUPPORT_B),
- DECLARE_REG (29, "rtb", REG_SUPPORT_B),
- DECLARE_REG (30, "svbr", REG_SUPPORT_A),
- DECLARE_REG (31, "tls", REG_SUPPORT_B),
- /* The followings JAVA/BCTM's features. */
- DECLARE_REG (23, "fp", REG_SUPPORT_ALL),
- DECLARE_REG (24, "top", REG_SUPPORT_ALL),
- DECLARE_REG (25, "bsp", REG_SUPPORT_ALL),
- {-1, -1, NULL, NULL, 0, NULL},
- };
- /* C-SKY V2 control registers table. */
- static struct csky_reg_def csky_abiv2_control_regs[] =
- {
- #ifdef DECLARE_REG
- #undef DECLARE_REG
- #endif
- /* Bank0. */
- #define DECLARE_REG(regno, abi_name) \
- {0, regno, "cr<"#regno", 0>", abi_name, REG_SUPPORT_ALL, NULL}
- DECLARE_REG (0, "psr"),
- DECLARE_REG (1, "vbr"),
- DECLARE_REG (2, "epsr"),
- DECLARE_REG (3, "fpsr"),
- DECLARE_REG (4, "epc"),
- DECLARE_REG (5, "fpc"),
- DECLARE_REG (6, "ss0"),
- DECLARE_REG (7, "ss1"),
- DECLARE_REG (8, "ss2"),
- DECLARE_REG (9, "ss3"),
- DECLARE_REG (10, "ss4"),
- DECLARE_REG (11, "gcr"),
- DECLARE_REG (12, "gsr"),
- DECLARE_REG (13, "cpid"),
- DECLARE_REG (14, "dcsr"),
- DECLARE_REG (15, NULL),
- DECLARE_REG (16, NULL),
- DECLARE_REG (17, "cfr"),
- DECLARE_REG (18, "ccr"),
- DECLARE_REG (19, "capr"),
- DECLARE_REG (20, "pacr"),
- DECLARE_REG (21, "prsr"),
- DECLARE_REG (22, "cir"),
- DECLARE_REG (23, "ccr2"),
- DECLARE_REG (24, NULL),
- DECLARE_REG (25, "cer2"),
- DECLARE_REG (26, NULL),
- DECLARE_REG (27, NULL),
- DECLARE_REG (28, "rvbr"),
- DECLARE_REG (29, "rmr"),
- DECLARE_REG (30, "mpid"),
- #undef DECLARE_REG
- #define DECLARE_REG(regno, abi_name, support) \
- {0, regno, "cr<"#regno", 0>", abi_name, support, NULL}
- DECLARE_REG (31, "chr", REG_SUPPORT_E),
- DECLARE_REG (31, "hint", REG_SUPPORT_C),
- /* Bank1. */
- #undef DECLARE_REG
- #define DECLARE_REG(regno, abi_name) \
- {1, regno, "cr<"#regno", 1>", abi_name, REG_SUPPORT_ALL, NULL}
- DECLARE_REG (14, "usp"),
- DECLARE_REG (26, "cindex"),
- DECLARE_REG (27, "cdata0"),
- DECLARE_REG (28, "cdata1"),
- DECLARE_REG (29, "cdata2"),
- DECLARE_REG (30, "cdata3"),
- DECLARE_REG (31, "cins"),
- /* Bank2. */
- #undef DECLARE_REG
- #define DECLARE_REG(regno, abi_name) \
- {2, regno, "cr<"#regno", 2>", abi_name, REG_SUPPORT_ALL, NULL}
- DECLARE_REG (0, "fid"),
- DECLARE_REG (1, "fcr"),
- DECLARE_REG (2, "fesr"),
- /* Bank3. */
- #undef DECLARE_REG
- #define DECLARE_REG(regno, abi_name) \
- {3, regno, "cr<"#regno", 3>", abi_name, REG_SUPPORT_ALL, NULL}
- DECLARE_REG (8, "dcr"),
- DECLARE_REG (8, "sedcr"),
- DECLARE_REG (9, "pcr"),
- DECLARE_REG (9, "sepcr"),
- /* Bank15. */
- #undef DECLARE_REG
- #define DECLARE_REG(regno, abi_name) \
- {15, regno, "cr<"#regno", 15>", abi_name, REG_SUPPORT_ALL, NULL}
- DECLARE_REG (0, "mir"),
- DECLARE_REG (2, "mel0"),
- DECLARE_REG (3, "mel1"),
- DECLARE_REG (4, "meh"),
- DECLARE_REG (6, "mpr"),
- DECLARE_REG (8, "mcir"),
- DECLARE_REG (28, "mpgd0"),
- DECLARE_REG (29, "mpgd"),
- DECLARE_REG (29, "mpgd1"),
- DECLARE_REG (30, "msa0"),
- DECLARE_REG (31, "msa1"),
- #undef DECLARE_REG
- {-1, -1, NULL, NULL, 0, NULL},
- };
- /* Get register name according to giving parameters,
- IS_ABI controls whether is ABI name or not. */
- static inline const char *
- get_register_name (struct csky_reg_def *reg_table,
- int arch, int bank, int regno, int is_abi)
- {
- static char regname[64] = {0};
- unsigned int i = 0;
- while (reg_table[i].name != NULL)
- {
- if (reg_table[i].bank == bank
- && reg_table[i].regno == regno
- && (reg_table[i].arch_flag & (1u << (arch & CSKY_ARCH_MASK))))
- {
- if (is_abi && reg_table[i].abi_name)
- return reg_table[i].abi_name;
- else
- return reg_table[i].name;
- }
- i++;
- }
- if (bank & 0x80000000)
- return "unkown register";
- sprintf (regname, "cr<%d, %d>", regno, bank);
- return regname;
- }
- /* Get register number according to giving parameters.
- If not found, return -1. */
- static inline int
- get_register_number (struct csky_reg_def *reg_table,
- int arch, char *s, char **end, int *bank)
- {
- unsigned int i = 0;
- int len = 0;
- while (reg_table[i].name != NULL)
- {
- len = strlen (reg_table[i].name);
- if ((strncasecmp (reg_table[i].name, s, len) == 0)
- && !(ISDIGIT (s[len]))
- && (reg_table[i].arch_flag & (1u << (arch & CSKY_ARCH_MASK))))
- {
- *end = s + len;
- *bank = reg_table[i].bank;
- return reg_table[i].regno;
- }
- if (reg_table[i].abi_name == NULL)
- {
- i++;
- continue;
- }
- len = strlen (reg_table[i].abi_name);
- if ((strncasecmp (reg_table[i].abi_name, s, len) == 0)
- && !(ISALNUM (s[len]))
- && (reg_table[i].arch_flag & (1u << (arch & CSKY_ARCH_MASK))))
- {
- *end = s + len;
- *bank = reg_table[i].bank;
- return reg_table[i].regno;
- }
- i++;
- }
- return -1;
- }
- /* Return general register's name. */
- static inline const char *
- csky_get_general_reg_name (int arch, int regno, int is_abi)
- {
- struct csky_reg_def *reg_table;
- if (IS_CSKY_ARCH_V1 (arch))
- reg_table = csky_abiv1_general_regs;
- else
- reg_table = csky_abiv2_general_regs;
- return get_register_name (reg_table, arch, GENERAL_REG_BANK, regno, is_abi);
- }
- /* Return general register's number. */
- static inline int
- csky_get_general_regno (int arch, char *s, char **end)
- {
- struct csky_reg_def *reg_table;
- int bank = 0;
- if (IS_CSKY_ARCH_V1 (arch))
- reg_table = csky_abiv1_general_regs;
- else
- reg_table = csky_abiv2_general_regs;
- return get_register_number (reg_table, arch, s, end, &bank);
- }
- /* Return control register's name. */
- static inline const char *
- csky_get_control_reg_name (int arch, int bank, int regno, int is_abi)
- {
- struct csky_reg_def *reg_table;
- if (IS_CSKY_ARCH_V1 (arch))
- reg_table = csky_abiv1_control_regs;
- else
- reg_table = csky_abiv2_control_regs;
- return get_register_name (reg_table, arch, bank, regno, is_abi);
- }
- /* Return control register's number. */
- static inline int
- csky_get_control_regno (int arch, char *s, char **end, int *bank)
- {
- struct csky_reg_def *reg_table;
- if (IS_CSKY_ARCH_V1 (arch))
- reg_table = csky_abiv1_control_regs;
- else
- reg_table = csky_abiv2_control_regs;
- return get_register_number (reg_table, arch, s, end, bank);
- }
- /* C-SKY V1 opcodes. */
- const struct csky_opcode csky_v1_opcodes[] =
- {
- #define _TRANSFER 0
- #define _RELOC16 0
- #define _RELOC32 0
- #define _RELAX 0
- OP16 ("bkpt",
- OPCODE_INFO0 (0x0000),
- CSKYV1_ISA_E1),
- OP16 ("sync",
- OPCODE_INFO0 (0x0001),
- CSKYV1_ISA_E1),
- #undef _TRANSFER
- #define _TRANSFER 2
- OP16 ("rfi",
- OPCODE_INFO0 (0x0003),
- CSKYV1_ISA_E1),
- #undef _TRANSFER
- #define _TRANSFER 0
- OP16 ("stop",
- OPCODE_INFO0 (0x0004),
- CSKYV1_ISA_E1),
- OP16 ("wait",
- OPCODE_INFO0 (0x0005),
- CSKYV1_ISA_E1),
- OP16 ("doze",
- OPCODE_INFO0 (0x0006),
- CSKYV1_ISA_E1),
- OP16 ("idly4",
- OPCODE_INFO0 (0x0007),
- CSKYV1_ISA_E1),
- OP16 ("trap",
- OPCODE_INFO1 (0x0008,
- (0_1, IMM2b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("mvtc",
- OPCODE_INFO0 (0x000c),
- CSKY_ISA_DSP),
- OP16 ("cprc",
- OPCODE_INFO0 (0x000d),
- CSKY_ISA_CP),
- OP16 ("cpseti",
- OPCODE_INFO1 (0x0010,
- (0_3, CPIDX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_CP),
- OP16 ("mvc",
- OPCODE_INFO1 (0x0020,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("mvcv",
- OPCODE_INFO1 (0x0030,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("ldq",
- OPCODE_INFO2 (0x0040,
- (NONE, REGr4_r7, OPRND_SHIFT_0_BIT),
- (0_3, REGnr4_r7, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("stq",
- OPCODE_INFO2 (0x0050,
- (NONE, REGr4_r7, OPRND_SHIFT_0_BIT),
- (0_3, REGnr4_r7, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("ldm",
- OPCODE_INFO2 (0x0060,
- (0_3, REGLIST_DASH, OPRND_SHIFT_0_BIT),
- (NONE, REGbsp, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("stm",
- OPCODE_INFO2 (0x0070,
- (0_3, REGLIST_DASH, OPRND_SHIFT_0_BIT),
- (NONE, REGbsp, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("dect",
- OPCODE_INFO3 (0x0080,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (NONE, CONST1, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x0080,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("decf",
- OPCODE_INFO3 (0x0090,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (NONE, CONST1, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x0090,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("inct",
- OPCODE_INFO3 (0x00a0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (NONE, CONST1, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x00a0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("incf",
- OPCODE_INFO3 (0x00b0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (NONE, CONST1, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x00b0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- #undef _TRANSFER
- #define _TRANSFER 2
- OP16 ("jmp",
- OPCODE_INFO1 (0x00c0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- #undef _TRANSFER
- #define _TRANSFER 0
- OP16 ("jsr",
- OPCODE_INFO1 (0x00d0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("ff1",
- OPCODE_INFO2 (0x00e0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x00e0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("brev",
- OPCODE_INFO2 (0x00f0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x00f0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("xtrb3",
- OPCODE_INFO2 (0x0100,
- (NONE, REG_r1a, OPRND_SHIFT_0_BIT),
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x0100,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("xtrb2",
- OPCODE_INFO2 (0x0110,
- (NONE, REG_r1a, OPRND_SHIFT_0_BIT),
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x0110,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("xtrb1",
- OPCODE_INFO2 (0x0120,
- (NONE, REG_r1a, OPRND_SHIFT_0_BIT),
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x0120,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("xtrb0",
- OPCODE_INFO2 (0x0130,
- (NONE, REG_r1a, OPRND_SHIFT_0_BIT),
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x0130,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("zextb",
- OPCODE_INFO2 (0x0140,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x0140,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("sextb",
- OPCODE_INFO2 (0x0150,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x0150,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("zexth",
- OPCODE_INFO2 (0x0160,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x0160,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("sexth",
- OPCODE_INFO2 (0x0170,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x0170,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("declt",
- OPCODE_INFO3 (0x0180,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (NONE, CONST1, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x0180,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("tstnbz",
- OPCODE_INFO1 (0x0190,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("decgt",
- OPCODE_INFO3 (0x01a0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (NONE, CONST1, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x01a0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("decne",
- OPCODE_INFO3 (0x01b0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (NONE, CONST1, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x01b0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("clrt",
- OPCODE_INFO1 (0x01c0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("clrf",
- OPCODE_INFO1 (0x01d0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("abs",
- OPCODE_INFO2 (0x01e0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x01e0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("not",
- OPCODE_INFO2 (0x01f0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x01f0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("movt",
- OPCODE_INFO2 (0x0200,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("mult",
- OPCODE_INFO3 (0x0300,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x0300,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("mac",
- OPCODE_INFO2 (0x0400,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_MAC),
- DOP16 ("subu",
- OPCODE_INFO3 (0x0500,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x0500,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("sub",
- OPCODE_INFO3 (0x0500,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x0500,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("addc",
- OPCODE_INFO3 (0x0600,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x0600,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("subc",
- OPCODE_INFO3 (0x0700,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x0700,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("cprgr",
- OPCODE_INFO2 (0x0800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, CPREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_CP),
- OP16 ("movf",
- OPCODE_INFO2 (0x0a00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("lsr",
- OPCODE_INFO3 (0x0b00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x0b00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("cmphs",
- OPCODE_INFO2 (0x0c00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("cmplt",
- OPCODE_INFO2 (0x0d00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("tst",
- OPCODE_INFO2 (0x0e00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("cmpne",
- OPCODE_INFO2 (0x0f00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("mfcr",
- OPCODE_INFO2 (0x1000,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, CTRLREG, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("psrclr",
- OPCODE_INFO_LIST (0x11f0,
- (0_2, PSR_BITS_LIST, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("psrset",
- OPCODE_INFO_LIST (0x11f8,
- (0_2, PSR_BITS_LIST, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("mov",
- OPCODE_INFO2 (0x1200,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("bgenr",
- OPCODE_INFO2 (0x1300,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("rsub",
- OPCODE_INFO3 (0x1400,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x1400,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("ixw",
- OPCODE_INFO3 (0x1500,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x1500,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("and",
- OPCODE_INFO3 (0x1600,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x1600,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("xor",
- OPCODE_INFO3 (0x1700,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x1700,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("mtcr",
- OPCODE_INFO2 (0x1800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, CTRLREG, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("asr",
- OPCODE_INFO3 (0x1a00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x1a00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("lsl",
- OPCODE_INFO3 (0x1b00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x1b00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("addu",
- OPCODE_INFO3 (0x1c00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x1c00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("add",
- OPCODE_INFO2 (0x1c00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("ixh",
- OPCODE_INFO3 (0x1d00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x1d00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("or",
- OPCODE_INFO3 (0x1e00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x1e00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("andn",
- OPCODE_INFO3 (0x1f00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x1f00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("addi",
- OPCODE_INFO3 (0x2000,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_8, OIMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x2000,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, OIMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("cmplti",
- OPCODE_INFO2 (0x2200,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, OIMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("subi",
- OPCODE_INFO3 (0x2400,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_8, OIMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x2400,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, OIMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("cpwgr",
- OPCODE_INFO2 (0x2600,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, CPREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_CP),
- DOP16 ("rsubi",
- OPCODE_INFO3 (0x2800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x2800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("cmpnei",
- OPCODE_INFO2 (0x2a00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("bmaski",
- OPCODE_INFO2 (0x2c00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_BMASKI, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("divu",
- OPCODE_INFO3 (0x2c10,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (NONE, REG_r1b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x2c10,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, REG_r1b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("mflos",
- OPCODE_INFO1 (0x2c20,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_MAC_DSP),
- OP16 ("mfhis",
- OPCODE_INFO1 (0x2c30,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_MAC_DSP),
- OP16 ("mtlo",
- OPCODE_INFO1 (0x2c40,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_MAC_DSP),
- OP16 ("mthi",
- OPCODE_INFO1 (0x2c50,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_MAC_DSP),
- OP16 ("mflo",
- OPCODE_INFO1 (0x2c60,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_MAC_DSP),
- OP16 ("mfhi",
- OPCODE_INFO1 (0x2c70,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_MAC_DSP),
- DOP16 ("andi",
- OPCODE_INFO3 (0x2e00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x2e00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("bclri",
- OPCODE_INFO3 (0x3000,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x3000,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("bgeni",
- OPCODE_INFO2 (0x3200,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_7_31, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("cpwir",
- OPCODE_INFO1 (0x3200,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_CP),
- DOP16 ("divs",
- OPCODE_INFO3 (0x3210,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (NONE, REG_r1b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x3210,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, REG_r1b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("cprsr",
- OPCODE_INFO1 (0x3220,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_CP),
- OP16 ("cpwsr",
- OPCODE_INFO1 (0x3230,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_CP),
- DOP16 ("bseti",
- OPCODE_INFO3 (0x3400,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x3400,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("btsti",
- OPCODE_INFO2 (0x3600,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("rotli",
- OPCODE_INFO3 (0x3800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_1_31, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x3800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_1_31, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("xsr",
- OPCODE_INFO3 (0x3800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (NONE, CONST1, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x3800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("asrc",
- OPCODE_INFO3 (0x3a00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (NONE, CONST1, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x3a00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("asri",
- OPCODE_INFO3 (0x3a00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_1_31, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x3a00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_1_31, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("lslc",
- OPCODE_INFO3 (0x3c00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (NONE, CONST1, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x3c00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("lsli",
- OPCODE_INFO3 (0x3c00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_1_31, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x3c00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_1_31, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("lsrc",
- OPCODE_INFO3 (0x3e00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (NONE, CONST1, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x3e00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("lsri",
- OPCODE_INFO3 (0x3e00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_1_31, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x3e00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_1_31, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("ldex",
- SOPCODE_INFO2 (0x4000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_MP),
- OP16 ("ldex.w",
- SOPCODE_INFO2 (0x4000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_MP),
- OP16 ("ldwex",
- SOPCODE_INFO2 (0x4000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_MP),
- OP16 ("stex",
- SOPCODE_INFO2 (0x5000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_MP),
- OP16 ("stex.w",
- SOPCODE_INFO2 (0x5000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_MP),
- OP16 ("stwex",
- SOPCODE_INFO2 (0x5000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_MP),
- OP16 ("omflip0",
- OPCODE_INFO2 (0x4000,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_MAC),
- OP16 ("omflip1",
- OPCODE_INFO2 (0x4100,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_MAC),
- OP16 ("omflip2",
- OPCODE_INFO2 (0x4200,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_MAC),
- OP16 ("omflip3",
- OPCODE_INFO2 (0x4300,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_MAC),
- OP16 ("muls",
- OPCODE_INFO2 (0x5000,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("mulsa",
- OPCODE_INFO2 (0x5100,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("mulss",
- OPCODE_INFO2 (0x5200,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("mulu",
- OPCODE_INFO2 (0x5400,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("mulua",
- OPCODE_INFO2 (0x5500,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("mulus",
- OPCODE_INFO2 (0x5600,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("vmulsh",
- OPCODE_INFO2 (0x5800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("vmulsha",
- OPCODE_INFO2 (0x5900,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("vmulshs",
- OPCODE_INFO2 (0x5a00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("vmulsw",
- OPCODE_INFO2 (0x5c00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("vmulswa",
- OPCODE_INFO2 (0x5d00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("vmulsws",
- OPCODE_INFO2 (0x5e00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("movi",
- OPCODE_INFO2 (0x6000,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_10, IMM7b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("mulsh",
- OPCODE_INFO3 (0x6800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x6800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("mulsh.h",
- OPCODE_INFO3 (0x6800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x6800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("mulsha",
- OPCODE_INFO2 (0x6900,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("mulshs",
- OPCODE_INFO2 (0x6a00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("cprcr",
- OPCODE_INFO2 (0x6b00,
- (0_2, GREG0_7, OPRND_SHIFT_0_BIT),
- (3_7, CPCREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_CP),
- OP16 ("mulsw",
- OPCODE_INFO2 (0x6c00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("mulswa",
- OPCODE_INFO2 (0x6d00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("mulsws",
- OPCODE_INFO2 (0x6e00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP16 ("cpwcr",
- OPCODE_INFO2 (0x6f00,
- (0_2, GREG0_7, OPRND_SHIFT_0_BIT),
- (3_7, CPCREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_CP),
- #undef _RELOC16
- #define _RELOC16 BFD_RELOC_CKCORE_PCREL_IMM8BY4
- #undef _TRANSFER
- #define _TRANSFER 1
- OP16 ("jmpi",
- OPCODE_INFO1 (0x7000,
- (0_7, OFF8b, OPRND_SHIFT_2_BIT)),
- CSKYV1_ISA_E1),
- #undef _TRANSFER
- #define _TRANSFER 0
- OP16 ("jsri",
- OPCODE_INFO1 (0x7f00,
- (0_7, OFF8b, OPRND_SHIFT_2_BIT)),
- CSKYV1_ISA_E1),
- OP16_WITH_WORK ("lrw",
- OPCODE_INFO2 (0x7000,
- (8_11, REGnsplr, OPRND_SHIFT_0_BIT),
- (0_7, CONSTANT, OPRND_SHIFT_2_BIT)),
- CSKYV1_ISA_E1,
- v1_work_lrw),
- #undef _RELOC16
- #define _RELOC16 0
- DOP16 ("ld.w",
- SOPCODE_INFO2 (0x8000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_2_BIT))),
- OPCODE_INFO2 (0x8000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("ldw",
- SOPCODE_INFO2 (0x8000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_2_BIT))),
- OPCODE_INFO2 (0x8000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("ld",
- SOPCODE_INFO2 (0x8000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_2_BIT))),
- OPCODE_INFO2 (0x8000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("st.w",
- SOPCODE_INFO2 (0x9000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_2_BIT))),
- OPCODE_INFO2 (0x9000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("stw",
- SOPCODE_INFO2 (0x9000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_2_BIT))),
- OPCODE_INFO2 (0x9000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("st",
- SOPCODE_INFO2 (0x9000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_2_BIT))),
- OPCODE_INFO2 (0x9000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("ld.b",
- SOPCODE_INFO2 (0xa000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_0_BIT))),
- OPCODE_INFO2 (0xa000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("ldb",
- SOPCODE_INFO2 (0xa000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_0_BIT))),
- OPCODE_INFO2 (0xa000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("st.b",
- SOPCODE_INFO2 (0xb000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_0_BIT))),
- OPCODE_INFO2 (0xb000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("stb",
- SOPCODE_INFO2 (0xb000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_0_BIT))),
- OPCODE_INFO2 (0xb000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("ld.h",
- SOPCODE_INFO2 (0xc000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_1_BIT))),
- OPCODE_INFO2 (0xc000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("ldh",
- SOPCODE_INFO2 (0xc000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_1_BIT))),
- OPCODE_INFO2 (0xc000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("st.h",
- SOPCODE_INFO2 (0xd000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_1_BIT))),
- OPCODE_INFO2 (0xd000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- DOP16 ("sth",
- SOPCODE_INFO2 (0xd000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_7, IMM_LDST, OPRND_SHIFT_1_BIT))),
- OPCODE_INFO2 (0xd000,
- (8_11, GREG0_15, OPRND_SHIFT_0_BIT),
- (0_3, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- #undef _RELOC16
- #define _RELOC16 BFD_RELOC_CKCORE_PCREL_IMM11BY2
- OP16 ("bt",
- OPCODE_INFO1 (0xe000,
- (0_10, OFF11b, OPRND_SHIFT_1_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("bf",
- OPCODE_INFO1 (0xe800,
- (0_10, OFF11b, OPRND_SHIFT_1_BIT)),
- CSKYV1_ISA_E1),
- #undef _TRANSFER
- #define _TRANSFER 1
- OP16 ("br",
- OPCODE_INFO1 (0xf000,
- (0_10, OFF11b, OPRND_SHIFT_1_BIT)),
- CSKYV1_ISA_E1),
- #undef _TRANSFER
- #define _TRANSFER 0
- OP16 ("bsr",
- OPCODE_INFO1 (0xf800,
- (0_10, OFF11b, OPRND_SHIFT_1_BIT)),
- CSKYV1_ISA_E1),
- #undef _RELOC16
- #define _RELOC16 0
- #undef _RELAX
- #define _RELAX 1
- OP16 ("jbt",
- OPCODE_INFO1 (0xe000,
- (0_10, JBTF, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("jbf",
- OPCODE_INFO1 (0xe800,
- (0_10, JBTF, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- #undef _TRANSFER
- #define _TRANSFER 1
- OP16 ("jbr",
- OPCODE_INFO1 (0xf000,
- (0_10, JBR, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- #undef _TRANSFER
- #define _TRANSFER 0
- #undef _RELAX
- #define _RELAX 0
- OP16_WITH_WORK ("jbsr",
- OPCODE_INFO1 (0xf800,
- (0_10, JBSR, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1,
- v1_work_jbsr),
- /* The following are aliases for other instructions. */
- /* rts -> jmp r15. */
- #undef _TRANSFER
- #define _TRANSFER 2
- OP16 ("rts",
- OPCODE_INFO0 (0x00CF),
- CSKYV1_ISA_E1),
- OP16 ("rte",
- OPCODE_INFO0 (0x0002),
- CSKYV1_ISA_E1),
- OP16 ("rfe",
- OPCODE_INFO0 (0x0002),
- CSKYV1_ISA_E1),
- #undef _TRANSFER
- #define _TRANSFER 0
- /* cmphs r0,r0 */
- OP16 ("setc",
- OPCODE_INFO0 (0x0c00),
- CSKYV1_ISA_E1),
- /* cmpne r0,r0 */
- OP16 ("clrc",
- OPCODE_INFO0 (0x0f00),
- CSKYV1_ISA_E1),
- /* cmplti rd,1 */
- OP16 ("tstle",
- OPCODE_INFO1 (0x2200,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- /* cmplei rd,X -> cmplti rd,X+1 */
- OP16 ("cmplei",
- OPCODE_INFO2 (0x2200,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- /* rsubi rd,0 */
- OP16 ("neg",
- OPCODE_INFO1 (0x2800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- /* cmpnei rd,0. */
- OP16 ("tstne",
- OPCODE_INFO1 (0x2a00,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- /* btsti rx,31. */
- OP16 ("tstlt",
- OPCODE_INFO1 (0x37f0,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- /* bclri rx,log2(imm). */
- OP16 ("mclri",
- OPCODE_INFO2 (0x3000,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_POWER, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- /* bgeni rx,log2(imm). */
- OP16 ("mgeni",
- OPCODE_INFO2 (0x3200,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_7_31_POWER, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- /* bseti rx,log2(imm). */
- OP16 ("mseti",
- OPCODE_INFO2 (0x3400,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_POWER, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- /* btsti rx,log2(imm). */
- OP16 ("mtsti",
- OPCODE_INFO2 (0x3600,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_POWER, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("rori",
- OPCODE_INFO2 (0x3800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_RORI, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- OP16 ("rotri",
- OPCODE_INFO2 (0x3800,
- (0_3, GREG0_15, OPRND_SHIFT_0_BIT),
- (4_8, IMM5b_RORI, OPRND_SHIFT_0_BIT)),
- CSKYV1_ISA_E1),
- /* mov r0, r0. */
- OP16 ("nop",
- OPCODE_INFO0 (0x1200),
- CSKYV1_ISA_E1),
- /* Float instruction with work. */
- OP16_WITH_WORK ("fabss",
- OPCODE_INFO3 (0xffe04400,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fnegs",
- OPCODE_INFO3 (0xffe04c00,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fsqrts",
- OPCODE_INFO3 (0xffe05400,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("frecips",
- OPCODE_INFO3 (0xffe05c00,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fadds",
- OPCODE_INFO4 (0xffe38000,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (10_14, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fsubs",
- OPCODE_INFO4 (0xffe48000,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (10_14, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1, v1_work_fpu_fo),
- OP16_WITH_WORK ("fmacs",
- OPCODE_INFO4 (0xffe58000,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (10_14, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fmscs",
- OPCODE_INFO4 (0xffe68000,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (10_14, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fmuls",
- OPCODE_INFO4 (0xffe78000,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (10_14, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fdivs",
- OPCODE_INFO4 (0xffe88000,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (10_14, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fnmacs",
- OPCODE_INFO4 (0xffe98000,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (10_14, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fnmscs",
- OPCODE_INFO4 (0xffea8000,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (10_14, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fnmuls",
- OPCODE_INFO4 (0xffeb8000,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (10_14, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fabsd",
- OPCODE_INFO3 (0xffe04000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fnegd",
- OPCODE_INFO3 (0xffe04800,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fsqrtd",
- OPCODE_INFO3 (0xffe05000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("frecipd",
- OPCODE_INFO3 (0xffe05800,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("faddd",
- OPCODE_INFO4 (0xffe30000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fsubd",
- OPCODE_INFO4 (0xffe40000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fmacd",
- OPCODE_INFO4 (0xffe50000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fmscd",
- OPCODE_INFO4 (0xffe60000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fmuld",
- OPCODE_INFO4 (0xffe70000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fdivd",
- OPCODE_INFO4 (0xffe80000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fnmacd",
- OPCODE_INFO4 (0xffe90000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fnmscd",
- OPCODE_INFO4 (0xffea0000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fnmuld",
- OPCODE_INFO4 (0xffeb0000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fabsm",
- OPCODE_INFO3 (0xffe06000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fnegm",
- OPCODE_INFO3 (0xffe06400,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("faddm",
- OPCODE_INFO4 (0xffec0000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fsubm",
- OPCODE_INFO4 (0xffec8000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fmacm",
- OPCODE_INFO4 (0xffed8000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fmscm",
- OPCODE_INFO4 (0xffee0000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fmulm",
- OPCODE_INFO4 (0xffed0000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fnmacm",
- OPCODE_INFO4 (0xffee8000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fnmscm",
- OPCODE_INFO4 (0xffef0000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fnmulm",
- OPCODE_INFO4 (0xffef8000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (10_14, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fcmphsd",
- OPCODE_INFO3 (0xffe00800,
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmpltd",
- OPCODE_INFO3 (0xffe00c00,
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmpned",
- OPCODE_INFO3 (0xffe01000,
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmpuod",
- OPCODE_INFO3 (0xffe01400,
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmphss",
- OPCODE_INFO3 (0xffe01800,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmplts",
- OPCODE_INFO3 (0xffe01c00,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmpnes",
- OPCODE_INFO3 (0xffe02000,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmpuos",
- OPCODE_INFO3 (0xffe02400,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmpzhsd",
- OPCODE_INFO2 (0xffe00400,
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmpzltd",
- OPCODE_INFO2 (0xffe00480,
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmpzned",
- OPCODE_INFO2 (0xffe00500,
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmpzuod",
- OPCODE_INFO2 (0xffe00580,
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmpzhss",
- OPCODE_INFO2 (0xffe00600,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmpzlts",
- OPCODE_INFO2 (0xffe00680,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmpznes",
- OPCODE_INFO2 (0xffe00700,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fcmpzuos",
- OPCODE_INFO2 (0xffe00780,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo_fc),
- OP16_WITH_WORK ("fstod",
- OPCODE_INFO3 (0xffe02800,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fdtos",
- OPCODE_INFO3 (0xffe02c00,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fsitos",
- OPCODE_INFO3 (0xffe03400,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fsitod",
- OPCODE_INFO3 (0xffe03000,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fuitos",
- OPCODE_INFO3 (0xffe03c00,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fuitod",
- OPCODE_INFO3 (0xffe03800,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fstosi",
- OPCODE_INFO4 (0xffe10000,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (13_17, RM, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fdtosi",
- OPCODE_INFO4 (0xffe08000,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (13_17, RM, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fstoui",
- OPCODE_INFO4 (0xffe20000,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (13_17, RM, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fdtoui",
- OPCODE_INFO4 (0xffe18000,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FEREG, OPRND_SHIFT_0_BIT),
- (13_17, RM, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fmovd",
- OPCODE_INFO3 (0xffe06800,
- (5_9, FEREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fmovs",
- OPCODE_INFO3 (0xffe06c00,
- (5_9, FREG, OPRND_SHIFT_0_BIT),
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_fo),
- OP16_WITH_WORK ("fmts",
- OPCODE_INFO2 (0x00000000,
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_write),
- OP16_WITH_WORK ("fmfs",
- OPCODE_INFO2 (0x00000000,
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_read),
- OP16_WITH_WORK ("fmtd",
- OPCODE_INFO2 (0x00000000,
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, FEREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_writed),
- OP16_WITH_WORK ("fmfd",
- OPCODE_INFO2 (0x00000000,
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, FEREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1,
- v1_work_fpu_readd),
- {NULL, 0, {}, {}, 0, 0, 0, 0, 0, NULL}
- };
- #undef _TRANSFER
- #undef _RELOC16
- #undef _RELOC32
- #undef _RELAX
- /* C-SKY v2 opcodes. */
- const struct csky_opcode csky_v2_opcodes[] =
- {
- #define _TRANSFER 0
- #define _RELOC16 0
- #define _RELOC32 0
- #define _RELAX 0
- OP16 ("bkpt",
- OPCODE_INFO0 (0x0000),
- CSKYV2_ISA_E1),
- OP16_WITH_WORK ("nie",
- OPCODE_INFO0 (0x1460),
- CSKYV2_ISA_E1,
- v2_work_istack),
- OP16_WITH_WORK ("nir",
- OPCODE_INFO0 (0x1461),
- CSKYV2_ISA_E1,
- v2_work_istack),
- OP16_WITH_WORK ("ipush",
- OPCODE_INFO0 (0x1462),
- CSKYV2_ISA_E1,
- v2_work_istack),
- OP16_WITH_WORK ("ipop",
- OPCODE_INFO0 (0x1463),
- CSKYV2_ISA_E1,
- v2_work_istack),
- OP16 ("bpop.h",
- OPCODE_INFO1 (0x14a0,
- (2_4, GREG0_7, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_JAVA),
- OP16 ("bpop.w",
- OPCODE_INFO1 (0x14a2,
- (2_4, GREG0_7, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_JAVA),
- OP16 ("bpush.h",
- OPCODE_INFO1 (0x14e0,
- (2_4, GREG0_7, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_JAVA),
- OP16 ("bpush.w",
- OPCODE_INFO1 (0x14e2,
- (2_4, GREG0_7, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_JAVA),
- OP32 ("bmset",
- OPCODE_INFO0 (0xc0001020),
- CSKY_ISA_JAVA),
- OP32 ("bmclr",
- OPCODE_INFO0 (0xc0001420),
- CSKY_ISA_JAVA),
- OP32 ("sce",
- OPCODE_INFO1 (0xc0001820,
- (21_24, IMM4b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_MP),
- OP32 ("trap",
- OPCODE_INFO1 (0xc0002020,
- (10_11, IMM2b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1),
- /* Secure/nsecure world switch. */
- OP32 ("wsc",
- OPCODE_INFO0 (0xc0003c20),
- CSKY_ISA_TRUST),
- OP32 ("mtcr",
- OPCODE_INFO2 (0xc0006420,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_4or21_25, CTRLREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1),
- OP32 ("mfcr",
- OPCODE_INFO2 (0xc0006020,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20or21_25, CTRLREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1),
- #undef _TRANSFER
- #define _TRANSFER 2
- OP32 ("rte",
- OPCODE_INFO0 (0xc0004020),
- CSKYV2_ISA_E1),
- OP32 ("rfi",
- OPCODE_INFO0 (0xc0004420),
- CSKYV2_ISA_2E3),
- #undef _TRANSFER
- #define _TRANSFER 0
- OP32 ("stop",
- OPCODE_INFO0 (0xc0004820),
- CSKYV2_ISA_E1),
- OP32 ("wait",
- OPCODE_INFO0 (0xc0004c20),
- CSKYV2_ISA_E1),
- OP32 ("doze",
- OPCODE_INFO0 (0xc0005020),
- CSKYV2_ISA_E1),
- OP32 ("we",
- OPCODE_INFO0 (0xc0005420),
- CSKY_ISA_MP_1E2),
- OP32 ("se",
- OPCODE_INFO0 (0xc0005820),
- CSKY_ISA_MP_1E2),
- OP32 ("psrclr",
- OPCODE_INFO_LIST (0xc0007020,
- (21_25, PSR_BITS_LIST, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1),
- OP32 ("psrset",
- OPCODE_INFO_LIST (0xc0007420,
- (21_25, PSR_BITS_LIST, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1),
- DOP32 ("abs",
- OPCODE_INFO2 (0xc4000200,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0xc4000200,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("mvc",
- OPCODE_INFO1 (0xc4000500,
- (0_4, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("incf",
- OPCODE_INFO3 (0xc4000c20,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("movf",
- OPCODE_INFO2 (0xc4000c20,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("inct",
- OPCODE_INFO3 (0xc4000c40,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("movt",
- OPCODE_INFO2 (0xc4000c40,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("decf",
- OPCODE_INFO3 (0xc4000c80,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("dect",
- OPCODE_INFO3 (0xc4000d00,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("decgt",
- OPCODE_INFO3 (0xc4001020,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("declt",
- OPCODE_INFO3 (0xc4001040,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("decne",
- OPCODE_INFO3 (0xc4001080,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("clrf",
- OPCODE_INFO1 (0xc4002c20,
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("clrt",
- OPCODE_INFO1 (0xc4002c40,
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- DOP32 ("rotli",
- OPCODE_INFO3 (0xc4004900,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4004900,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("lslc",
- OPCODE_INFO3 (0xc4004c20,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("lsrc",
- OPCODE_INFO3 (0xc4004c40,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP32 ("asrc",
- OPCODE_INFO3 (0xc4004c80,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0xc4004c80,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("xsr",
- OPCODE_INFO3 (0xc4004d00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("bgenr",
- OPCODE_INFO2 (0xc4005040,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- DOP32 ("brev",
- OPCODE_INFO2 (0xc4006200,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0xc4006200,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("xtrb0",
- OPCODE_INFO2 (0xc4007020,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("xtrb1",
- OPCODE_INFO2 (0xc4007040,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("xtrb2",
- OPCODE_INFO2 (0xc4007080,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("xtrb3",
- OPCODE_INFO2 (0xc4007100,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("ff0",
- OPCODE_INFO2 (0xc4007c20,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP32 ("ff1",
- OPCODE_INFO2 (0xc4007c40,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0xc4007c40,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("mulu",
- OPCODE_INFO2 (0xc4008820,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mulua",
- OPCODE_INFO2 (0xc4008840,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mulus",
- OPCODE_INFO2 (0xc4008880,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("muls",
- OPCODE_INFO2 (0xc4008c20,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mulsa",
- OPCODE_INFO2 (0xc4008c40,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mulss",
- OPCODE_INFO2 (0xc4008c80,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mulsha",
- OPCODE_INFO2 (0xc4009040,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mulshs",
- OPCODE_INFO2 (0xc4009080,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mulswa",
- OPCODE_INFO2 (0xc4009440,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mulsws",
- OPCODE_INFO2 (0xc4009500,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mfhis",
- OPCODE_INFO1 (0xc4009820,
- (0_4, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mflos",
- OPCODE_INFO1 (0xc4009880,
- (0_4, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mvtc",
- OPCODE_INFO0 (0xc4009a00),
- CSKY_ISA_DSPE60),
- OP32 ("mfhi",
- OPCODE_INFO1 (0xc4009c20,
- (0_4, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mthi",
- OPCODE_INFO1 (0xc4009c40,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mflo",
- OPCODE_INFO1 (0xc4009c80,
- (0_4, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("mtlo",
- OPCODE_INFO1 (0xc4009d00,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP),
- OP32 ("vmulsh",
- OPCODE_INFO2 (0xc400b020,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_1E2),
- OP32 ("vmulsha",
- OPCODE_INFO2 (0xc400b040,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_1E2),
- OP32 ("vmulshs",
- OPCODE_INFO2 (0xc400b080,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_1E2),
- OP32 ("vmulsw",
- OPCODE_INFO2 (0xc400b420,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_1E2),
- OP32 ("vmulswa",
- OPCODE_INFO2 (0xc400b440,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_1E2),
- OP32 ("vmulsws",
- OPCODE_INFO2 (0xc400b480,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_1E2),
- OP32 ("ldr.b",
- SOPCODE_INFO2 (0xd0000000,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_9or21_25, AREG_WITH_LSHIFT, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_2E3),
- OP32 ("ldr.bs",
- SOPCODE_INFO2 (0xd0001000,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_9or21_25, AREG_WITH_LSHIFT, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_2E3),
- OP32 ("ldr.h",
- SOPCODE_INFO2 (0xd0000400,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_9or21_25, AREG_WITH_LSHIFT, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_2E3),
- OP32 ("ldr.hs",
- SOPCODE_INFO2 (0xd0001400,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_9or21_25, AREG_WITH_LSHIFT, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_2E3),
- OP32 ("ldr.w",
- SOPCODE_INFO2 (0xd0000800,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_9or21_25, AREG_WITH_LSHIFT, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_2E3),
- OP32 ("ldm",
- OPCODE_INFO2 (0xd0001c20,
- (0_4or21_25, REGLIST_DASH, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("ldq",
- OPCODE_INFO2 (0xd0801c23,
- (NONE, REGr4_r7, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("str.b",
- SOPCODE_INFO2 (0xd4000000,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_9or21_25, AREG_WITH_LSHIFT, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_2E3),
- OP32 ("str.h",
- SOPCODE_INFO2 (0xd4000400,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_9or21_25, AREG_WITH_LSHIFT, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_2E3),
- OP32 ("str.w",
- SOPCODE_INFO2 (0xd4000800,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_9or21_25, AREG_WITH_LSHIFT, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_2E3),
- OP32 ("stm",
- OPCODE_INFO2 (0xd4001c20,
- (0_4or21_25, REGLIST_DASH, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("stq",
- OPCODE_INFO2 (0xd4801c23,
- (NONE, REGr4_r7, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("ld.bs",
- SOPCODE_INFO2 (0xd8004000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_1E2),
- OP32 ("ldbs",
- SOPCODE_INFO2 (0xd8004000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_1E2),
- OP32 ("ld.hs",
- SOPCODE_INFO2 (0xd8005000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_1_BIT))),
- CSKYV2_ISA_1E2),
- OP32 ("ldhs",
- SOPCODE_INFO2 (0xd8005000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_1_BIT))),
- CSKYV2_ISA_1E2),
- OP32 ("ld.d",
- SOPCODE_INFO2 (0xd8003000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_3E7),
- OP32 ("ldex.w",
- SOPCODE_INFO2 (0xd8007000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKY_ISA_MP_1E2),
- OP32 ("ldexw",
- SOPCODE_INFO2 (0xd8007000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKY_ISA_MP_1E2),
- OP32 ("ldex",
- SOPCODE_INFO2 (0xd8007000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKY_ISA_MP_1E2),
- OP32 ("st.d",
- SOPCODE_INFO2 (0xdc003000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_3E7),
- OP32 ("stex.w",
- SOPCODE_INFO2 (0xdc007000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKY_ISA_MP_1E2),
- OP32 ("stexw",
- SOPCODE_INFO2 (0xdc007000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKY_ISA_MP_1E2),
- OP32 ("stex",
- SOPCODE_INFO2 (0xdc007000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKY_ISA_MP_1E2),
- DOP32 ("andi",
- OPCODE_INFO3 (0xe4002000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM12b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xe4002000,
- (16_20or21_25, DUP_AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM12b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("andni",
- OPCODE_INFO3 (0xe4003000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM12b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("xori",
- OPCODE_INFO3 (0xe4004000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM12b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("ins",
- OPCODE_INFO4 (0xc4005c00,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_9, MSB2SIZE, OPRND_SHIFT_0_BIT),
- (0_4, LSB2SIZE, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- #undef _TRANSFER
- #undef _RELOC32
- #define _TRANSFER 1
- #define _RELOC32 BFD_RELOC_CKCORE_PCREL_IMM16BY4
- OP32 ("jmpi",
- OPCODE_INFO1 (0xeac00000,
- (0_15, OFF16b, OPRND_SHIFT_2_BIT)),
- CSKYV2_ISA_2E3),
- #undef _TRANSFER
- #undef _RELOC32
- #define _TRANSFER 0
- #define _RELOC32 0
- OP32 ("fadds",
- OPCODE_INFO3 (0xf4000000,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fsubs",
- OPCODE_INFO3 (0xf4000020,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fmovs",
- OPCODE_INFO2 (0xf4000080,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fabss",
- OPCODE_INFO2 (0xf40000c0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fnegs",
- OPCODE_INFO2 (0xf40000e0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fcmpzhss",
- OPCODE_INFO1 (0xf4000100,
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fcmpzlss",
- OPCODE_INFO1 (0xf4000120,
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fcmpznes",
- OPCODE_INFO1 (0xf4000140,
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fcmpzuos",
- OPCODE_INFO1 (0xf4000160,
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fcmphss",
- OPCODE_INFO2 (0xf4000180,
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fcmplts",
- OPCODE_INFO2 (0xf40001a0,
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fcmpnes",
- OPCODE_INFO2 (0xf40001c0,
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fcmpuos",
- OPCODE_INFO2 (0xf40001e0,
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fmuls",
- OPCODE_INFO3 (0xf4000200,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fmacs",
- OPCODE_INFO3 (0xf4000280,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fmscs",
- OPCODE_INFO3 (0xf40002a0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fnmacs",
- OPCODE_INFO3 (0xf40002c0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fnmscs",
- OPCODE_INFO3 (0xf40002e0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fnmuls",
- OPCODE_INFO3 (0xf4000220,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fdivs",
- OPCODE_INFO3 (0xf4000300,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("frecips",
- OPCODE_INFO2 (0xf4000320,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fsqrts",
- OPCODE_INFO2 (0xf4000340,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("faddd",
- OPCODE_INFO3 (0xf4000800,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fsubd",
- OPCODE_INFO3 (0xf4000820,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fmovd",
- OPCODE_INFO2 (0xf4000880,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fabsd",
- OPCODE_INFO2 (0xf40008c0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fnegd",
- OPCODE_INFO2 (0xf40008e0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fcmpzhsd",
- OPCODE_INFO1 (0xf4000900,
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fcmpzlsd",
- OPCODE_INFO1 (0xf4000920,
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fcmpzned",
- OPCODE_INFO1 (0xf4000940,
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fcmpzuod",
- OPCODE_INFO1 (0xf4000960,
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fcmphsd",
- OPCODE_INFO2 (0xf4000980,
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fcmpltd",
- OPCODE_INFO2 (0xf40009a0,
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fcmpned",
- OPCODE_INFO2 (0xf40009c0,
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fcmpuod",
- OPCODE_INFO2 (0xf40009e0,
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fmuld",
- OPCODE_INFO3 (0xf4000a00,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fnmuld",
- OPCODE_INFO3 (0xf4000a20,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fmacd",
- OPCODE_INFO3 (0xf4000a80,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fmscd",
- OPCODE_INFO3 (0xf4000aa0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fnmacd",
- OPCODE_INFO3 (0xf4000ac0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fnmscd",
- OPCODE_INFO3 (0xf4000ae0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fdivd",
- OPCODE_INFO3 (0xf4000b00,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("frecipd",
- OPCODE_INFO2 (0xf4000b20,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fsqrtd",
- OPCODE_INFO2 (0xf4000b40,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("faddm",
- OPCODE_INFO3 (0xf4001000,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fsubm",
- OPCODE_INFO3 (0xf4001020,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fmovm",
- OPCODE_INFO2 (0xf4001080,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fabsm",
- OPCODE_INFO2 (0xf40010c0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fnegm",
- OPCODE_INFO2 (0xf40010e0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fmulm",
- OPCODE_INFO3 (0xf4001200,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fnmulm",
- OPCODE_INFO3 (0xf4001220,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fmacm",
- OPCODE_INFO3 (0xf4001280,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fmscm",
- OPCODE_INFO3 (0xf40012a0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fnmacm",
- OPCODE_INFO3 (0xf40012c0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fnmscm",
- OPCODE_INFO3 (0xf40012e0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT),
- (21_24, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fstosi.rn",
- OPCODE_INFO2 (0xf4001800,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fstosi.rz",
- OPCODE_INFO2 (0xf4001820,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fstosi.rpi",
- OPCODE_INFO2 (0xf4001840,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fstosi.rni",
- OPCODE_INFO2 (0xf4001860,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fstoui.rn",
- OPCODE_INFO2 (0xf4001880,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fstoui.rz",
- OPCODE_INFO2 (0xf40018a0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fstoui.rpi",
- OPCODE_INFO2 (0xf40018c0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fstoui.rni",
- OPCODE_INFO2 (0xf40018e0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fdtosi.rn",
- OPCODE_INFO2 (0xf4001900,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fdtosi.rz",
- OPCODE_INFO2 (0xf4001920,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fdtosi.rpi",
- OPCODE_INFO2 (0xf4001940,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fdtosi.rni",
- OPCODE_INFO2 (0xf4001960,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fdtoui.rn",
- OPCODE_INFO2 (0xf4001980,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fdtoui.rz",
- OPCODE_INFO2 (0xf40019a0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fdtoui.rpi",
- OPCODE_INFO2 (0xf40019c0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fdtoui.rni",
- OPCODE_INFO2 (0xf40019e0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fsitos",
- OPCODE_INFO2 (0xf4001a00,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fuitos",
- OPCODE_INFO2 (0xf4001a20,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fsitod",
- OPCODE_INFO2 (0xf4001a80,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fuitod",
- OPCODE_INFO2 (0xf4001aa0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fdtos",
- OPCODE_INFO2 (0xf4001ac0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fstod",
- OPCODE_INFO2 (0xf4001ae0,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fmfvrh",
- OPCODE_INFO2 (0xf4001b00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fmfvrl",
- OPCODE_INFO2 (0xf4001b20,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_19, FREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fmtvrh",
- OPCODE_INFO2 (0xf4001b40,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fmtvrl",
- OPCODE_INFO2 (0xf4001b60,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("flds",
- SOPCODE_INFO2 (0xf4002000,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_2_BIT))),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fldd",
- SOPCODE_INFO2 (0xf4002100,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_2_BIT))),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fldm",
- SOPCODE_INFO2 (0xf4002200,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fsts",
- SOPCODE_INFO2 (0xf4002400,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_2_BIT))),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fstd",
- SOPCODE_INFO2 (0xf4002500,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_2_BIT))),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fstm",
- SOPCODE_INFO2 (0xf4002600,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fldrs",
- SOPCODE_INFO2 (0xf4002800,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fstrs",
- SOPCODE_INFO2 (0xf4002c00,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fldrd",
- SOPCODE_INFO2 (0xf4002900,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fldrm",
- SOPCODE_INFO2 (0xf4002a00,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fstrd",
- SOPCODE_INFO2 (0xf4002d00,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fstrm",
- SOPCODE_INFO2 (0xf4002e00,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fldms",
- OPCODE_INFO2 (0xf4003000,
- (0_3or21_24, FREGLIST_DASH, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fldmd",
- OPCODE_INFO2 (0xf4003100,
- (0_3or21_24, FREGLIST_DASH, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fldmm",
- OPCODE_INFO2 (0xf4003200,
- (0_3or21_24, FREGLIST_DASH, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fstms",
- OPCODE_INFO2 (0xf4003400,
- (0_3or21_24, FREGLIST_DASH, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_E1),
- OP32 ("fstmd",
- OPCODE_INFO2 (0xf4003500,
- (0_3or21_24, FREGLIST_DASH, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- OP32 ("fstmm",
- OPCODE_INFO2 (0xf4003600,
- (0_3or21_24, FREGLIST_DASH, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_1E2),
- DOP32 ("idly",
- OPCODE_INFO1 (0xc0001c20,
- (21_25, OIMM5b_IDLY, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO0 (0xc0601c20),
- CSKYV2_ISA_E1),
- #undef _RELOC32
- #define _RELOC32 BFD_RELOC_CKCORE_PCREL_IMM18BY2
- OP32 ("grs",
- OPCODE_INFO2 (0xcc0c0000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (0_17, IMM_OFF18b, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_2E3),
- #undef _RELOC32
- #define _RELOC32 0
- DOP32 ("ixh",
- OPCODE_INFO3 (0xc4000820,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4000820,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP32 ("ixw",
- OPCODE_INFO3 (0xc4000840,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4000840,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("ixd",
- OPCODE_INFO3 (0xc4000880,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- DOP32 ("divu",
- OPCODE_INFO3 (0xc4008020,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4008020,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- DOP32 ("divs",
- OPCODE_INFO3 (0xc4008040,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4008040,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("pldr",
- SOPCODE_INFO1 (0xd8006000,
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKY_ISA_CACHE),
- OP32 ("pldw",
- SOPCODE_INFO1 (0xdc006000,
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKY_ISA_CACHE),
- OP32 ("cprgr",
- SOPCODE_INFO2 (0xfc000000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- ABRACKET_OPRND ((21_25, IMM5b, OPRND_SHIFT_0_BIT),
- (0_11 , IMM12b, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1),
- OP32 ("cpwgr",
- SOPCODE_INFO2 (0xfc001000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- ABRACKET_OPRND ((21_25, IMM5b, OPRND_SHIFT_0_BIT),
- (0_11 , IMM12b, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1),
- OP32 ("cprcr",
- SOPCODE_INFO2 (0xfc002000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- ABRACKET_OPRND ((21_25, IMM5b, OPRND_SHIFT_0_BIT),
- (0_11 , IMM12b, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1),
- OP32 ("cpwcr",
- SOPCODE_INFO2 (0xfc003000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- ABRACKET_OPRND ((21_25, IMM5b, OPRND_SHIFT_0_BIT),
- (0_11 , IMM12b, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1),
- OP32 ("cprc",
- SOPCODE_INFO1 (0xfc004000,
- ABRACKET_OPRND ((21_25, IMM5b, OPRND_SHIFT_0_BIT),
- (0_11, IMM12b, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1),
- OP32 ("cpop",
- SOPCODE_INFO1 (0xfc008000,
- ABRACKET_OPRND ((21_25, IMM5b, OPRND_SHIFT_0_BIT),
- (0_14or16_20 , IMM15b, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1),
- OP16_OP32 ("push",
- OPCODE_INFO_LIST (0x14c0,
- (0_4, REGLIST_DASH_COMMA, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO_LIST (0xebe00000,
- (0_8, REGLIST_DASH_COMMA, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- #undef _TRANSFER
- #define _TRANSFER 2
- OP16_OP32 ("pop",
- OPCODE_INFO_LIST (0x1480,
- (0_4, REGLIST_DASH_COMMA, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO_LIST (0xebc00000,
- (0_8, REGLIST_DASH_COMMA, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- #undef _TRANSFER
- #define _TRANSFER 0
- OP16_OP32 ("movi",
- OPCODE_INFO2 (0x3000,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_7, IMM8b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xea000000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, IMM16b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- /* bmaski will transfer to movi when imm < 17. */
- OP16_OP32 ("bmaski",
- OPCODE_INFO2 (0x3000,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_7, IMM8b_BMASKI, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2,
- OPCODE_INFO2 (0xc4005020,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM5b_BMASKI, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP16_OP32 ("cmphsi",
- OPCODE_INFO2 (0x3800,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, OIMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xeb000000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, OIMM16b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP16_OP32 ("cmplti",
- OPCODE_INFO2 (0x3820,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, OIMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xeb200000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, OIMM16b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP16_OP32 ("cmpnei",
- OPCODE_INFO2 (0x3840,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xeb400000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, IMM16b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- #undef _TRANSFER
- #define _TRANSFER 1
- OP16_OP32 ("jmpix",
- OPCODE_INFO2 (0x38e0,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_1, IMM2b_JMPIX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_JAVA,
- OPCODE_INFO2 (0xe9e00000,
- (16_20, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_1, IMM2b_JMPIX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_JAVA),
- #undef _TRANSFER
- #define _TRANSFER 0
- DOP16_DOP32 ("bclri",
- OPCODE_INFO2 (0x3880,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x3880,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4002820,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4002820,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP16_DOP32 ("bseti",
- OPCODE_INFO2 (0x38a0,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x38a0,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4002840,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4002840,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP16_OP32_WITH_WORK ("btsti",
- OPCODE_INFO2 (0x38c0,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc4002880,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2, v2_work_btsti),
- DOP16_DOP32 ("lsli",
- OPCODE_INFO3 (0x4000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x4000,
- (5_7or8_10, DUP_GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4004820,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4004820,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP16_DOP32 ("lsri",
- OPCODE_INFO3 (0x4800,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0x4800,
- (5_7or8_10, DUP_GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4004840,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4004840,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP16_OP32 ("asri",
- OPCODE_INFO3 (0x5000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4004880,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP16_DOP32_WITH_WORK ("addc",
- OPCODE_INFO2 (0x6001,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x6001,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4000040,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4000040,
- (0_4or16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2,
- v2_work_addc),
- DOP16_DOP32 ("subc",
- OPCODE_INFO2 (0x6003,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x6003,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4000100,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4000100,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP16_OP32 ("cmphs",
- OPCODE_INFO2 (0x6400,
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT),
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc4000420,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP16_OP32 ("cmplt",
- OPCODE_INFO2 (0x6401,
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT),
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc4000440,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP16_OP32 ("cmpne",
- OPCODE_INFO2 (0x6402,
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT),
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc4000480,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP16_OP32 ("mvcv",
- OPCODE_INFO1 (0x6403,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO1 (0xc4000600,
- (0_4, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- DOP16_DOP32 ("and",
- OPCODE_INFO2 (0x6800,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x6800,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, 2IN1_DUMMY, OPRND_SHIFT_0_BIT),
- (2_5, 2IN1_DUMMY, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4002020,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4002020,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP16_DOP32 ("andn",
- OPCODE_INFO2 (0x6801,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x6801,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4002040,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4002040,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP16_OP32 ("tst",
- OPCODE_INFO2 (0x6802,
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT),
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc4002080,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP16_OP32 ("tstnbz",
- OPCODE_INFO1 (0x6803,
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO1 (0xc4002100,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- DOP16_DOP32 ("or",
- OPCODE_INFO2 (0x6c00,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x6c00,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, 2IN1_DUMMY, OPRND_SHIFT_0_BIT),
- (2_5, 2IN1_DUMMY, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4002420,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4002420,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP16_DOP32 ("xor",
- OPCODE_INFO2 (0x6c01,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x6c01,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, 2IN1_DUMMY, OPRND_SHIFT_0_BIT),
- (2_5, 2IN1_DUMMY, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4002440,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4002440,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP16_DOP32 ("nor",
- OPCODE_INFO2 (0x6c02,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x6c02,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, 2IN1_DUMMY, OPRND_SHIFT_0_BIT),
- (2_5, 2IN1_DUMMY, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4002480,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4002480,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP16_OP32 ("mov",
- OPCODE_INFO2 (0x6c03,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc4004820,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP16_OP32 ("nop",
- OPCODE_INFO0 (0x6c03),
- CSKYV2_ISA_E1,
- OPCODE_INFO0 (0xc4004820),
- CSKYV2_ISA_E1),
- DOP16_DOP32 ("lsl",
- OPCODE_INFO2 (0x7000,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x7000,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4004020,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4004020,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP16_DOP32 ("lsr",
- OPCODE_INFO2 (0x7001,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x7001,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4004040,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4004040,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP16_DOP32 ("asr",
- OPCODE_INFO2 (0x7002,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x7002,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4004080,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4004080,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP16_DOP32 ("rotl",
- OPCODE_INFO2 (0x7003,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x7003,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, DUMMY_REG, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4004100,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4004100,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP16_DOP32 ("zextb",
- OPCODE_INFO2 (0x7400,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x7400,
- (2_5or6_9, DUP_GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc40054e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0xc40054e0,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- DOP16_DOP32 ("zexth",
- OPCODE_INFO2 (0x7401,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x7401,
- (2_5or6_9, DUP_GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc40055e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0xc40055e0,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- DOP16_DOP32 ("sextb",
- OPCODE_INFO2 (0x7402,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x7402,
- (2_5or6_9, DUP_GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc40058e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0xc40058e0,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- DOP16_DOP32 ("sexth",
- OPCODE_INFO2 (0x7403,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0x7403,
- (2_5or6_9, DUP_GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc40059e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0xc40059e0,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("zext",
- OPCODE_INFO4 (0xc4005400,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_9, IMM5b, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b_LS, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("sext",
- OPCODE_INFO4 (0xc4005800,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_9, IMM5b, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b_LS, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- #undef _TRANSFER
- #define _TRANSFER 2
- OP16_OP32 ("rts",
- OPCODE_INFO0 (0x783c),
- CSKYV2_ISA_E1,
- OPCODE_INFO0 (0xe8cf0000),
- CSKYV2_ISA_E1),
- #undef _TRANSFER
- #define _TRANSFER 1
- OP16_OP32 ("jmp",
- OPCODE_INFO1 (0x7800,
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO1 (0xe8c00000,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- #undef _TRANSFER
- #define _TRANSFER 0
- OP16_OP32 ("revb",
- OPCODE_INFO2 (0x7802,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2,
- OPCODE_INFO2 (0xc4006080,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP16_OP32 ("revh",
- OPCODE_INFO2 (0x7803,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2,
- OPCODE_INFO2 (0xc4006100,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP16_OP32 ("jsr",
- OPCODE_INFO1 (0x7bc1,
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO1 (0xe8e00000,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- DOP16_DOP32 ("mult",
- OPCODE_INFO2 (0x7c00,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x7c00,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, 2IN1_DUMMY, OPRND_SHIFT_0_BIT),
- (2_5, 2IN1_DUMMY, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4008420,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4008420,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP16 ("mul",
- OPCODE_INFO2 (0x7c00,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1),
- DOP16_DOP32 ("mulsh",
- OPCODE_INFO2 (0x7c01,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x7c01,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, 2IN1_DUMMY, OPRND_SHIFT_0_BIT),
- (2_5, 2IN1_DUMMY, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3,
- OPCODE_INFO3 (0xc4009020,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4009020,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP16 ("muls.h",
- OPCODE_INFO2 (0x7c01,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- DOP32 ("mulsw",
- OPCODE_INFO3 (0xc4009420,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4009420,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSPE60),
- OP16_OP32 ("ld.b",
- SOPCODE_INFO2 (0x8000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xd8000000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1),
- OP16_OP32 ("ldb",
- SOPCODE_INFO2 (0x8000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xd8000000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1),
- OP16_OP32 ("st.b",
- SOPCODE_INFO2 (0xa000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xdc000000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1),
- OP16_OP32 ("stb",
- SOPCODE_INFO2 (0xa000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xdc000000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_0_BIT))),
- CSKYV2_ISA_E1),
- OP16_OP32 ("ld.h",
- SOPCODE_INFO2 (0x8800,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_1_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xd8001000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_1_BIT))),
- CSKYV2_ISA_E1),
- OP16_OP32 ("ldh",
- SOPCODE_INFO2 (0x8800,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_1_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xd8001000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_1_BIT))),
- CSKYV2_ISA_E1),
- OP16_OP32 ("st.h",
- SOPCODE_INFO2 (0xa800,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_1_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xdc001000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_1_BIT))),
- CSKYV2_ISA_E1),
- OP16_OP32 ("sth",
- SOPCODE_INFO2 (0xa800,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_1_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xdc001000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_1_BIT))),
- CSKYV2_ISA_E1),
- DOP16_OP32 ("ld.w",
- SOPCODE_INFO2 (0x9000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_2_BIT))),
- SOPCODE_INFO2 (0x9800,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((NONE, REGsp, OPRND_SHIFT_0_BIT),
- (0_4or8_10, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xd8002000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_E1),
- DOP16_OP32 ("ldw",
- SOPCODE_INFO2 (0x9000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_2_BIT))),
- SOPCODE_INFO2 (0x9800,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((NONE, REGsp, OPRND_SHIFT_0_BIT),
- (0_4or8_10, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xd8002000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_E1),
- DOP16_OP32 ("ld",
- SOPCODE_INFO2 (0x9000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_0_BIT))),
- SOPCODE_INFO2 (0x9800,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((NONE, REGsp, OPRND_SHIFT_0_BIT),
- (0_4or8_10, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xd8002000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_E1),
- DOP16_OP32 ("st.w",
- SOPCODE_INFO2 (0xb000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_2_BIT))),
- SOPCODE_INFO2 (0xb800,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((NONE, REGsp, OPRND_SHIFT_0_BIT),
- (0_4or8_10, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xdc002000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_E1),
- DOP16_OP32 ("stw",
- SOPCODE_INFO2 (0xb000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_2_BIT))),
- SOPCODE_INFO2 (0xb800,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((NONE, REGsp, OPRND_SHIFT_0_BIT),
- (0_4or8_10, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xdc002000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_E1),
- DOP16_OP32 ("st",
- SOPCODE_INFO2 (0xb000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM_LDST, OPRND_SHIFT_2_BIT))),
- SOPCODE_INFO2 (0xb800,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((NONE, REGsp, OPRND_SHIFT_0_BIT),
- (0_4or8_10, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_E1,
- SOPCODE_INFO2 (0xdc002000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, IMM_LDST, OPRND_SHIFT_2_BIT))),
- CSKYV2_ISA_E1),
- #ifdef BUILD_AS
- DOP16_DOP32_WITH_WORK ("addi",
- OPCODE_INFO2 (0x2000,
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, IMM32b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x2000,
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, IMM32b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xe4000000,
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, IMM32b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0xe4000000,
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, IMM32b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2,
- v2_work_addi),
- #else
- DOP16 ("addi",
- OPCODE_INFO2 (0x2000,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_7, OIMM8b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x5802,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (2_4, OIMM3b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1),
- DOP16 ("addi",
- OPCODE_INFO3 (0x1800,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (NONE, REGsp, OPRND_SHIFT_0_BIT),
- (0_7, IMM8b_LS2, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x1400,
- (NONE, REGsp, OPRND_SHIFT_0_BIT),
- (NONE, REGsp, OPRND_SHIFT_0_BIT),
- (0_4or8_9, IMM7b_LS2, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1),
- DOP32 ("addi",
- OPCODE_INFO3 (0xe4000000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, OIMM12b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0xcc1c0000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (NONE, REG_r28, OPRND_SHIFT_0_BIT),
- (0_17, OIMM18b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- #endif
- #ifdef BUILD_AS
- DOP16_DOP32_WITH_WORK ("subi",
- OPCODE_INFO2 (0x2800,
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, IMM32b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x2800,
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, IMM32b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xe4001000,
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, IMM32b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0xe4001000,
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, IMM32b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2, v2_work_subi),
- #else
- DOP16 ("subi",
- OPCODE_INFO2 (0x2800,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_7, OIMM8b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x5803,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (2_4, OIMM3b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1),
- OP32 ("subi",
- OPCODE_INFO3 (0xe4001000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, OIMM12b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP16 ("subi",
- OPCODE_INFO3 (0x1420,
- (NONE, REGsp, OPRND_SHIFT_0_BIT),
- (NONE, REGsp, OPRND_SHIFT_0_BIT),
- (0_4or8_9, IMM7b_LS2, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1),
- #endif
- DOP16_DOP32_WITH_WORK ("addu",
- OPCODE_INFO2 (0x6000,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x5800,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (2_4, GREG0_7, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4000020,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4000020,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- v2_work_add_sub),
- DOP16_DOP32_WITH_WORK ("add",
- OPCODE_INFO2 (0x6000,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x5800,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (2_4, GREG0_7, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4000020,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4000020,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- v2_work_add_sub),
- DOP16_DOP32_WITH_WORK ("subu",
- OPCODE_INFO2 (0x6002,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x5801,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (2_4, GREG0_7, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4000080,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4000080,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- v2_work_add_sub),
- DOP16_DOP32_WITH_WORK ("sub",
- OPCODE_INFO2 (0x6002,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO3 (0x5801,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (2_4, GREG0_7, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO3 (0xc4000080,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4000080,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- v2_work_add_sub),
- OP32_WITH_WORK ("fmovis",
- OPCODE_INFO2 (0xf4001c00,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (4_7or16_24, SFLOAT, OPRND_SHIFT_2_BIT)),
- CSKY_ISA_FLOAT_1E3,
- float_work_fmovi),
- OP32_WITH_WORK ("fmovid",
- OPCODE_INFO2 (0xf4001e00,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (4_7or16_24, DFLOAT, OPRND_SHIFT_2_BIT)),
- CSKY_ISA_FLOAT_3E4,
- float_work_fmovi),
- #undef _RELOC32
- #define _RELOC32 BFD_RELOC_CKCORE_PCREL_IMM26BY2
- OP32 ("bsr",
- OPCODE_INFO1 (0xe0000000,
- (0_25, OFF26b, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_E1),
- #undef _RELOC32
- #define _RELOC32 BFD_RELOC_CKCORE_DOFFSET_IMM18
- OP32 ("lrs.b",
- OPCODE_INFO2 (0xcc000000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (0_17, LABEL_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("srs.b",
- OPCODE_INFO2 (0xcc100000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (0_17, LABEL_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- #undef _RELOC32
- #define _RELOC32 BFD_RELOC_CKCORE_DOFFSET_IMM18BY2
- OP32 ("lrs.h",
- OPCODE_INFO2 (0xcc040000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (0_17, LABEL_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("srs.h",
- OPCODE_INFO2 (0xcc140000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (0_17, LABEL_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- #undef _RELOC32
- #define _RELOC32 BFD_RELOC_CKCORE_PCREL_FLRW_IMM8BY4
- OP32 ("flrws",
- OPCODE_INFO2 (0xf4003800,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, FCONSTANT, OPRND_SHIFT_2_BIT)),
- CSKY_ISA_FLOAT_1E3),
- OP32 ("flrwd",
- OPCODE_INFO2 (0xf4003900,
- (0_3, FREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, FCONSTANT, OPRND_SHIFT_2_BIT)),
- CSKY_ISA_FLOAT_3E4),
- #undef _RELOC32
- #define _RELOC32 BFD_RELOC_CKCORE_DOFFSET_IMM18BY4
- OP32_WITH_WORK ("lrs.w",
- OPCODE_INFO2 (0xcc080000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (0_17, LABEL_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3,
- v2_work_lrsrsw),
- OP32_WITH_WORK ("srs.w",
- OPCODE_INFO2 (0xcc180000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (0_17, LABEL_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3,
- v2_work_lrsrsw),
- #undef _RELOC32
- #define _RELOC32 BFD_RELOC_CKCORE_PCREL_IMM16BY4
- OP32_WITH_WORK ("jsri",
- OPCODE_INFO1 (0xeae00000,
- (0_15, OFF16b, OPRND_SHIFT_2_BIT)),
- CSKYV2_ISA_2E3,
- v2_work_jsri),
- #undef _RELOC32
- #define _RELOC32 BFD_RELOC_CKCORE_PCREL_IMM16BY2
- OP32 ("bez",
- OPCODE_INFO2 (0xe9000000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, OFF16b_LSL1, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("bnez",
- OPCODE_INFO2 (0xe9200000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, OFF16b_LSL1, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("bhz",
- OPCODE_INFO2 (0xe9400000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, OFF16b_LSL1, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("blsz",
- OPCODE_INFO2 (0xe9600000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, OFF16b_LSL1, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("blz",
- OPCODE_INFO2 (0xe9800000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, OFF16b_LSL1, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("bhsz",
- OPCODE_INFO2 (0xe9a00000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, OFF16b_LSL1, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_2E3),
- #undef _RELAX
- #undef _RELOC16
- #undef _TRANSFER
- #define _TRANSFER 1
- #define _RELAX 1
- #define _RELOC16 BFD_RELOC_CKCORE_PCREL_IMM10BY2
- OP16_OP32 ("br",
- OPCODE_INFO1 (0x0400,
- (0_9, UNCOND10b, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO1 (0xe8000000,
- (0_15, UNCOND16b, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_E1),
- #undef _TRANSFER
- #define _TRANSFER 0
- OP16_OP32 ("bt",
- OPCODE_INFO1 (0x0800,
- (0_9, COND10b, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO1 (0xe8600000,
- (0_15, COND16b, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_1E2),
- OP16_OP32 ("bf",
- OPCODE_INFO1 (0x0c00,
- (0_9, COND10b, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO1 (0xe8400000,
- (0_15, COND16b, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_1E2),
- #undef _RELAX
- #undef _RELOC16
- #define _RELAX 0
- #define _RELOC16 0
- OP32 ("bnezad",
- OPCODE_INFO2 (0xe8200000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, COND16b, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_3E3R2),
- #undef _RELOC16
- #undef _RELOC32
- #define _RELOC16 0
- #define _RELOC32 0
- #undef _TRANSFER
- #define _TRANSFER 1
- OP16_WITH_WORK ("jbr",
- OPCODE_INFO1 (0x0400,
- (0_10, UNCOND10b, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_E1,
- v2_work_jbr),
- #undef _TRANSFER
- #define _TRANSFER 0
- OP16_WITH_WORK ("jbt",
- OPCODE_INFO1 (0x0800,
- (0_10, COND10b, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_E1,
- v2_work_jbtf),
- OP16_WITH_WORK ("jbf",
- OPCODE_INFO1 (0x0c00,
- (0_10, COND10b, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_E1,
- v2_work_jbtf),
- OP32_WITH_WORK ("jbsr",
- OPCODE_INFO1 (0xe0000000,
- (0_25, OFF26b, OPRND_SHIFT_1_BIT)),
- CSKYV2_ISA_E1,
- v2_work_jbsr),
- OP32_WITH_WORK ("movih",
- OPCODE_INFO2 (0xea200000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, IMM16b_MOVIH, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2,
- v2_work_movih),
- OP32_WITH_WORK ("ori",
- OPCODE_INFO3 (0xec000000,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, IMM16b_ORI, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2,
- v2_work_ori),
- DOP32_WITH_WORK ("bgeni",
- OPCODE_INFO2 (0xea000000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_4, IMM4b, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xea200000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- v2_work_bgeni),
- #undef _RELOC16
- #undef _RELOC32
- #define _RELOC16 BFD_RELOC_CKCORE_PCREL_IMM7BY4
- #define _RELOC32 BFD_RELOC_CKCORE_PCREL_IMM16BY4
- DOP16_OP32_WITH_WORK ("lrw",
- OPCODE_INFO2 (0x1000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4or8_9, CONSTANT, OPRND_SHIFT_2_BIT)),
- OPCODE_INFO2 (0x0000,
- (5_7, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4or8_9, ELRW_CONSTANT, OPRND_SHIFT_2_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xea800000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, CONSTANT, OPRND_SHIFT_2_BIT)),
- CSKYV2_ISA_E1,
- v2_work_lrw),
- #undef _RELOC16
- #undef _RELOC32
- #define _RELOC16 0
- #define _RELOC32 0
- #undef _RELAX
- #define _RELAX 1
- OP32 ("jbez",
- OPCODE_INFO2 (0xe9000000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, JCOMPZ, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("jbnez",
- OPCODE_INFO2 (0xe9200000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, JCOMPZ, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("jbhz",
- OPCODE_INFO2 (0xe9400000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, JCOMPZ, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("jblsz",
- OPCODE_INFO2 (0xe9600000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, JCOMPZ, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("jblz",
- OPCODE_INFO2 (0xe9800000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, JCOMPZ, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- OP32 ("jbhsz",
- OPCODE_INFO2 (0xe9a00000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, JCOMPZ, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- #undef _RELAX
- #define _RELAX 0
- /* CK860 instructions. */
- OP32 ("sync.is",
- OPCODE_INFO0 (0xc2200420),
- CSKYV2_ISA_10E60),
- OP32 ("sync.i",
- OPCODE_INFO0 (0xc0200420),
- CSKYV2_ISA_10E60),
- OP32 ("sync.s",
- OPCODE_INFO0 (0xc2000420),
- CSKYV2_ISA_10E60),
- OP32 ("bar.brwarw",
- OPCODE_INFO0 (0xc000842f),
- CSKYV2_ISA_10E60),
- OP32 ("bar.brwarws",
- OPCODE_INFO0 (0xc200842f),
- CSKYV2_ISA_10E60),
- OP32 ("bar.brar",
- OPCODE_INFO0 (0xc0008425),
- CSKYV2_ISA_10E60),
- OP32 ("bar.brars",
- OPCODE_INFO0 (0xc2008425),
- CSKYV2_ISA_10E60),
- OP32 ("bar.bwaw",
- OPCODE_INFO0 (0xc000842a),
- CSKYV2_ISA_10E60),
- OP32 ("bar.bwaws",
- OPCODE_INFO0 (0xc200842a),
- CSKYV2_ISA_10E60),
- OP32 ("icache.iall",
- OPCODE_INFO0 (0xc1009020),
- CSKYV2_ISA_10E60),
- OP32 ("icache.ialls",
- OPCODE_INFO0 (0xc3009020),
- CSKYV2_ISA_10E60),
- OP32 ("l2cache.iall",
- OPCODE_INFO0 (0xc1009820),
- CSKYV2_ISA_10E60),
- OP32 ("l2cache.call",
- OPCODE_INFO0 (0xc0809820),
- CSKYV2_ISA_10E60),
- OP32 ("l2cache.ciall",
- OPCODE_INFO0 (0xc1809820),
- CSKYV2_ISA_10E60),
- OP32 ("icache.iva",
- OPCODE_INFO1 (0xc1609020,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("dcache.iall",
- OPCODE_INFO0 (0xc1009420),
- CSKYV2_ISA_10E60),
- OP32 ("dcache.iva",
- OPCODE_INFO1 (0xc1609420,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("dcache.isw",
- OPCODE_INFO1 (0xc1409420,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("dcache.call",
- OPCODE_INFO0 (0xc0809420),
- CSKYV2_ISA_10E60),
- OP32 ("dcache.cva",
- OPCODE_INFO1 (0xc0e09420,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("dcache.cval1",
- OPCODE_INFO1 (0xc2e09420,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("dcache.csw",
- OPCODE_INFO1 (0xc0c09420,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("dcache.ciall",
- OPCODE_INFO0 (0xc1809420),
- CSKYV2_ISA_10E60),
- OP32 ("dcache.civa",
- OPCODE_INFO1 (0xc1e09420,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("dcache.cisw",
- OPCODE_INFO1 (0xc1c09420,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("tlbi.vaa",
- OPCODE_INFO1 (0xc0408820,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("tlbi.vaas",
- OPCODE_INFO1 (0xc2408820,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("tlbi.asid",
- OPCODE_INFO1 (0xc0208820,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("tlbi.asids",
- OPCODE_INFO1 (0xc2208820,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("tlbi.va",
- OPCODE_INFO1 (0xc0608820,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("tlbi.vas",
- OPCODE_INFO1 (0xc2608820,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_10E60),
- OP32 ("tlbi.all",
- OPCODE_INFO0 (0xc0008820),
- CSKYV2_ISA_10E60),
- OP32 ("tlbi.alls",
- OPCODE_INFO0 (0xc2008820),
- CSKYV2_ISA_10E60),
- DOP32 ("sync",
- OPCODE_INFO0 (0xc0000420),
- OPCODE_INFO1 (0xc0000420,
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1),
- /* The followings are enhance DSP instructions. */
- DOP32_WITH_WORK ("bloop",
- OPCODE_INFO3 (0xe9c00000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, BLOOP_OFF12b, OPRND_SHIFT_1_BIT),
- (12_15, BLOOP_OFF4b, OPRND_SHIFT_1_BIT)),
- OPCODE_INFO2 (0xe9c00000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_11, BLOOP_OFF12b, OPRND_SHIFT_1_BIT)),
- CSKY_ISA_DSP_ENHANCE,
- dsp_work_bloop),
- /* The followings are ld/st instructions. */
- OP32 ("ldbi.b",
- OPCODE_INFO2 (0xd0008000,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("ldbi.h",
- OPCODE_INFO2 (0xd0008400,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("ldbi.w",
- OPCODE_INFO2 (0xd0008800,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pldbi.d",
- OPCODE_INFO2 (0xd0008c00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("ldbi.hs",
- OPCODE_INFO2 (0xd0009000,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("ldbi.bs",
- OPCODE_INFO2 (0xd0009400,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("stbi.b",
- OPCODE_INFO2 (0xd4008000,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("stbi.h",
- OPCODE_INFO2 (0xd4008400,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("stbi.w",
- OPCODE_INFO2 (0xd4008800,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("ldbir.b",
- OPCODE_INFO3 (0xd000a000,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("ldbir.h",
- OPCODE_INFO3 (0xd000a400,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("ldbir.w",
- OPCODE_INFO3 (0xd000a800,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pldbir.d",
- OPCODE_INFO3 (0xd000ac00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("ldbir.bs",
- OPCODE_INFO3 (0xd000b000,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("ldbir.hs",
- OPCODE_INFO3 (0xd000b400,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("stbir.b",
- OPCODE_INFO3 (0xd400a000,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("stbir.h",
- OPCODE_INFO3 (0xd400a400,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("stbir.w",
- OPCODE_INFO3 (0xd400a800,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- /* The followings are add/sub instructions. */
- OP32 ("padd.8",
- OPCODE_INFO3 (0xf800c040,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("padd.16",
- OPCODE_INFO3 (0xf800c000,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("padd.u8.s",
- OPCODE_INFO3 (0xf800c140,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("padd.s8.s",
- OPCODE_INFO3 (0xf800c1c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("padd.u16.s",
- OPCODE_INFO3 (0xf800c100,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("padd.s16.s",
- OPCODE_INFO3 (0xf800c180,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("add.u32.s",
- OPCODE_INFO3 (0xf800c120,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("add.s32.s",
- OPCODE_INFO3 (0xf800c1a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psub.8",
- OPCODE_INFO3 (0xf800c440,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psub.16",
- OPCODE_INFO3 (0xf800c400,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psub.u8.s",
- OPCODE_INFO3 (0xf800c540,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psub.s8.s",
- OPCODE_INFO3 (0xf800c5c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psub.u16.s",
- OPCODE_INFO3 (0xf800c500,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psub.s16.s",
- OPCODE_INFO3 (0xf800c580,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("sub.u32.s",
- OPCODE_INFO3 (0xf800c520,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("sub.s32.s",
- OPCODE_INFO3 (0xf800c5a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("paddh.u8",
- OPCODE_INFO3 (0xf800c240,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("paddh.s8",
- OPCODE_INFO3 (0xf800c2c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("paddh.u16",
- OPCODE_INFO3 (0xf800c200,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("paddh.s16",
- OPCODE_INFO3 (0xf800c280,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("addh.u32",
- OPCODE_INFO3 (0xf800c220,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("addh.s32",
- OPCODE_INFO3 (0xf800c2a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psubh.u8",
- OPCODE_INFO3 (0xf800c640,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psubh.s8",
- OPCODE_INFO3 (0xf800c6c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psubh.u16",
- OPCODE_INFO3 (0xf800c600,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psubh.s16",
- OPCODE_INFO3 (0xf800c680,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("subh.u32",
- OPCODE_INFO3 (0xf800c620,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("subh.s32",
- OPCODE_INFO3 (0xf800c6a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("add.64",
- OPCODE_INFO3 (0xf800c060,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("sub.64",
- OPCODE_INFO3 (0xf800c460,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("add.u64.s",
- OPCODE_INFO3 (0xf800c160,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("add.s64.s",
- OPCODE_INFO3 (0xf800c1e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("sub.u64.s",
- OPCODE_INFO3 (0xf800c560,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("sub.s64.s",
- OPCODE_INFO3 (0xf800c5e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- /* The following are comparison instructions. */
- OP32 ("pasx.16",
- OPCODE_INFO3 (0xf800c860,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psax.16",
- OPCODE_INFO3 (0xf800cc60,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pasx.u16.s",
- OPCODE_INFO3 (0xf800c960,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pasx.s16.s",
- OPCODE_INFO3 (0xf800c9e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psax.u16.s",
- OPCODE_INFO3 (0xf800cd60,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psax.s16.s",
- OPCODE_INFO3 (0xf800cde0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pasxh.u16",
- OPCODE_INFO3 (0xf800ca60,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pasxh.s16",
- OPCODE_INFO3 (0xf800cae0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psaxh.u16",
- OPCODE_INFO3 (0xf800ce60,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psaxh.s16",
- OPCODE_INFO3 (0xf800cee0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pcmpne.8",
- OPCODE_INFO3 (0xf800c840,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pcmpne.16",
- OPCODE_INFO3 (0xf800c800,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pcmphs.u8",
- OPCODE_INFO3 (0xf800c940,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pcmphs.s8",
- OPCODE_INFO3 (0xf800c9c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pcmphs.u16",
- OPCODE_INFO3 (0xf800c900,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pcmphs.s16",
- OPCODE_INFO3 (0xf800c980,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pcmplt.u8",
- OPCODE_INFO3 (0xf800ca40,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pcmplt.s8",
- OPCODE_INFO3 (0xf800cac0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pcmplt.u16",
- OPCODE_INFO3 (0xf800ca00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pcmplt.s16",
- OPCODE_INFO3 (0xf800ca80,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pmax.u8",
- OPCODE_INFO3 (0xf800cc40,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pmax.s8",
- OPCODE_INFO3 (0xf800ccc0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pmax.u16",
- OPCODE_INFO3 (0xf800cc00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pmax.s16",
- OPCODE_INFO3 (0xf800cc80,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("max.u32",
- OPCODE_INFO3 (0xf800cc20,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("max.s32",
- OPCODE_INFO3 (0xf800cca0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pmin.u8",
- OPCODE_INFO3 (0xf800cd40,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pmin.s8",
- OPCODE_INFO3 (0xf800cdc0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pmin.u16",
- OPCODE_INFO3 (0xf800cd00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pmin.s16",
- OPCODE_INFO3 (0xf800cd80,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("min.u32",
- OPCODE_INFO3 (0xf800cd20,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("min.s32",
- OPCODE_INFO3 (0xf800cda0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("sel",
- OPCODE_INFO4 (0xf8009000,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (5_9, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- /* The followings are miscs. */
- OP32 ("psabsa.u8",
- OPCODE_INFO3 (0xf800e040,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("psabsaa.u8",
- OPCODE_INFO3 (0xf800e140,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("divul",
- OPCODE_INFO3 (0xf800e260,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_3E3R3),
- OP32 ("divsl",
- OPCODE_INFO3 (0xf800e2e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_3E3R3),
- OP32 ("mulaca.s8",
- OPCODE_INFO3 (0xf800e4c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- /* The followings are shift instructions. */
- OP32 ("asri.s32.r",
- OPCODE_INFO3 (0xf800d1a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM5b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("asr.s32.r",
- OPCODE_INFO3 (0xf800d1e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("lsri.u32.r",
- OPCODE_INFO3 (0xf800d320,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM5b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("lsr.u32.r",
- OPCODE_INFO3 (0xf800d360,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("lsli.u32.s",
- OPCODE_INFO3 (0xf800d520,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM5b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("lsli.s32.s",
- OPCODE_INFO3 (0xf800d5a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM5b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("lsl.u32.s",
- OPCODE_INFO3 (0xf800d560,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("lsl.s32.s",
- OPCODE_INFO3 (0xf800d5e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pasri.s16",
- OPCODE_INFO3 (0xf800d080,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM4b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pasr.s16",
- OPCODE_INFO3 (0xf800d0c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pasri.s16.r",
- OPCODE_INFO3 (0xf800d180,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM4b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pasr.s16.r",
- OPCODE_INFO3 (0xf800d1c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("plsri.u16",
- OPCODE_INFO3 (0xf800d200,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM4b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("plsr.u16",
- OPCODE_INFO3 (0xf800d240,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("plsri.u16.r",
- OPCODE_INFO3 (0xf800d300,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM4b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("plsr.u16.r",
- OPCODE_INFO3 (0xf800d340,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("plsli.16",
- OPCODE_INFO3 (0xf800d400,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM4b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("plsl.16",
- OPCODE_INFO3 (0xf800d440,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("plsli.u16.s",
- OPCODE_INFO3 (0xf800d500,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM4b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("plsli.s16.s",
- OPCODE_INFO3 (0xf800d580,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM4b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("plsl.u16.s",
- OPCODE_INFO3 (0xf800d540,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("plsl.s16.s",
- OPCODE_INFO3 (0xf800d5c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- /* The following are package & unpackage instructions. */
- OP32 ("pkg",
- OPCODE_INFO5 (0xf800a000,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_8, IMM4b, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (9_12, OIMM4b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("dexti",
- OPCODE_INFO4 (0xf8009800,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (5_9, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("dext",
- OPCODE_INFO4 (0xf8009c00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (5_9, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pkgll",
- OPCODE_INFO3 (0xf800d840,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pkghh",
- OPCODE_INFO3 (0xf800d860,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pext.u8.e",
- OPCODE_INFO2 (0xf800d900,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pext.s8.e",
- OPCODE_INFO2 (0xf800d980,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pextx.u8.e",
- OPCODE_INFO2 (0xf800d920,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pextx.s8.e",
- OPCODE_INFO2 (0xf800d9a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("narl",
- OPCODE_INFO3 (0xf800da00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("narh",
- OPCODE_INFO3 (0xf800da20,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("narlx",
- OPCODE_INFO3 (0xf800da40,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("narhx",
- OPCODE_INFO3 (0xf800da60,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("clipi.u32",
- OPCODE_INFO3 (0xf800db00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("clipi.s32",
- OPCODE_INFO3 (0xf800db80,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM5b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("clip.u32",
- OPCODE_INFO3 (0xf800db20,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("clip.s32",
- OPCODE_INFO3 (0xf800dba0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pclipi.u16",
- OPCODE_INFO3 (0xf800db40,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM4b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pclipi.s16",
- OPCODE_INFO3 (0xf800dbc0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, OIMM4b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pclip.u16",
- OPCODE_INFO3 (0xf800db60,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pclip.s16",
- OPCODE_INFO3 (0xf800dbe0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pabs.s8.s",
- OPCODE_INFO2 (0xf800dc80,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pabs.s16.s",
- OPCODE_INFO2 (0xf800dca0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("abs.s32.s",
- OPCODE_INFO2 (0xf800dcc0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pneg.s8.s",
- OPCODE_INFO2 (0xf800dd80,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pneg.s16.s",
- OPCODE_INFO2 (0xf800dda0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("neg.s32.s",
- OPCODE_INFO2 (0xf800ddc0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("dup.8",
- OPCODE_INFO3 (0xf800de00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6, IMM2b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("dup.16",
- OPCODE_INFO3 (0xf800df00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6, IMM1b, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- /* The followings are multiplication instructions. */
- OP32 ("mul.u32",
- OPCODE_INFO3 (0xf8008000,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_3E3R1),
- OP32 ("mul.s32",
- OPCODE_INFO3 (0xf8008200,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_3E3R1),
- OP32 ("mula.u32",
- OPCODE_INFO3 (0xf8008080,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_3E3R1),
- OP32 ("mula.s32",
- OPCODE_INFO3 (0xf8008280,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_3E3R1),
- OP32 ("mula.32.l",
- OPCODE_INFO3 (0xf8008440,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_3E3R1),
- OP32 ("mulall.s16.s",
- OPCODE_INFO3 (0xf80081a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_3E3R1),
- OP32 ("muls.u32",
- OPCODE_INFO3 (0xf80080c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("muls.s32",
- OPCODE_INFO3 (0xf80082c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mula.u32.s",
- OPCODE_INFO3 (0xf8008180,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mula.s32.s",
- OPCODE_INFO3 (0xf8008380,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("muls.u32.s",
- OPCODE_INFO3 (0xf80081c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("muls.s32.s",
- OPCODE_INFO3 (0xf80083c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mul.s32.h",
- OPCODE_INFO3 (0xf8008400,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mul.s32.rh",
- OPCODE_INFO3 (0xf8008600,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("rmul.s32.h",
- OPCODE_INFO3 (0xf8008500,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("rmul.s32.rh",
- OPCODE_INFO3 (0xf8008700,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mula.s32.hs",
- OPCODE_INFO3 (0xf8008580,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("muls.s32.hs",
- OPCODE_INFO3 (0xf80085c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mula.s32.rhs",
- OPCODE_INFO3 (0xf8008780,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("muls.s32.rhs",
- OPCODE_INFO3 (0xf80087c0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulxl.s32",
- OPCODE_INFO3 (0xf8008800,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulxl.s32.r",
- OPCODE_INFO3 (0xf8008a00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulxh.s32",
- OPCODE_INFO3 (0xf8008c00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulxh.s32.r",
- OPCODE_INFO3 (0xf8008e00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("rmulxl.s32",
- OPCODE_INFO3 (0xf8008900,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("rmulxl.s32.r",
- OPCODE_INFO3 (0xf8008b00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("rmulxh.s32",
- OPCODE_INFO3 (0xf8008d00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("rmulxh.s32.r",
- OPCODE_INFO3 (0xf8008f00,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulaxl.s32.s",
- OPCODE_INFO3 (0xf8008980,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulaxl.s32.rs",
- OPCODE_INFO3 (0xf8008b80,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulaxh.s32.s",
- OPCODE_INFO3 (0xf8008d80,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulaxh.s32.rs",
- OPCODE_INFO3 (0xf8008f80,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulll.s16",
- OPCODE_INFO3 (0xf8008020,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulhh.s16",
- OPCODE_INFO3 (0xf8008260,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulhl.s16",
- OPCODE_INFO3 (0xf8008220,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("rmulll.s16",
- OPCODE_INFO3 (0xf8008120,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("rmulhh.s16",
- OPCODE_INFO3 (0xf8008360,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("rmulhl.s16",
- OPCODE_INFO3 (0xf8008320,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulahh.s16.s",
- OPCODE_INFO3 (0xf80083e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulahl.s16.s",
- OPCODE_INFO3 (0xf80083a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulall.s16.e",
- OPCODE_INFO3 (0xf80080a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulahh.s16.e",
- OPCODE_INFO3 (0xf80082e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulahl.s16.e",
- OPCODE_INFO3 (0xf80080e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pmul.u16",
- OPCODE_INFO3 (0xf80084a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pmulx.u16",
- OPCODE_INFO3 (0xf80084e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pmul.s16",
- OPCODE_INFO3 (0xf8008420,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("pmulx.s16",
- OPCODE_INFO3 (0xf8008460,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("prmul.s16",
- OPCODE_INFO3 (0xf8008520,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("prmulx.s16",
- OPCODE_INFO3 (0xf8008560,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("prmul.s16.h",
- OPCODE_INFO3 (0xf80085a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("prmul.s16.rh",
- OPCODE_INFO3 (0xf80087a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("prmulx.s16.h",
- OPCODE_INFO3 (0xf80085e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("prmulx.s16.rh",
- OPCODE_INFO3 (0xf80087e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulca.s16.s",
- OPCODE_INFO3 (0xf8008920,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulcax.s16.s",
- OPCODE_INFO3 (0xf8008960,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulcs.s16",
- OPCODE_INFO3 (0xf8008a20,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulcsr.s16",
- OPCODE_INFO3 (0xf8008a60,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulcsx.s16",
- OPCODE_INFO3 (0xf8008c20,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulaca.s16.s",
- OPCODE_INFO3 (0xf80089a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulacax.s16.s",
- OPCODE_INFO3 (0xf80089e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulacs.s16.s",
- OPCODE_INFO3 (0xf8008ba0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulacsr.s16.s",
- OPCODE_INFO3 (0xf8008be0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulacsx.s16.s",
- OPCODE_INFO3 (0xf8008da0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulsca.s16.s",
- OPCODE_INFO3 (0xf8008de0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulscax.s16.s",
- OPCODE_INFO3 (0xf8008fa0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulaca.s16.e",
- OPCODE_INFO3 (0xf80088a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulacax.s16.e",
- OPCODE_INFO3 (0xf80088e0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulacs.s16.e",
- OPCODE_INFO3 (0xf8008aa0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulacsr.s16.e",
- OPCODE_INFO3 (0xf8008ae0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulacsx.s16.e",
- OPCODE_INFO3 (0xf8008ca0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulsca.s16.e",
- OPCODE_INFO3 (0xf8008ce0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- OP32 ("mulscax.s16.e",
- OPCODE_INFO3 (0xf8008ea0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_DSP_ENHANCE),
- /* The followings are vdsp instructions for ck810. */
- OP32 ("vdup.8",
- OPCODE_INFO2 (0xf8000e80,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vdup.16",
- OPCODE_INFO2 (0xf8100e80,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vdup.32",
- OPCODE_INFO2 (0xfa000e80,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmfvr.u8",
- OPCODE_INFO2 (0xf8001200,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmfvr.u16",
- OPCODE_INFO2 (0xf8001220,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmfvr.u32",
- OPCODE_INFO2 (0xf8001240,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmfvr.s8",
- OPCODE_INFO2 (0xf8001280,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmfvr.s16",
- OPCODE_INFO2 (0xf80012a0,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmtvr.u8",
- OPCODE_INFO2 (0xf8001300,
- (0_3or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmtvr.u16",
- OPCODE_INFO2 (0xf8001320,
- (0_3or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vins.8",
- OPCODE_INFO2 (0xf8001400,
- (0_3or5_8, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT),
- (16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vins.16",
- OPCODE_INFO2 (0xf8101400,
- (0_3or5_8, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT),
- (16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vins.32",
- OPCODE_INFO2 (0xfa001400,
- (0_3or5_8, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT),
- (16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmtvr.u32",
- OPCODE_INFO2 (0xf8001340,
- (0_3or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vldd.8",
- SOPCODE_INFO2 (0xf8002000,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vldd.16",
- SOPCODE_INFO2 (0xf8002100,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vldd.32",
- SOPCODE_INFO2 (0xf8002200,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vldq.8",
- SOPCODE_INFO2 (0xf8002400,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_4_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vldq.16",
- SOPCODE_INFO2 (0xf8002500,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_4_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vldq.32",
- SOPCODE_INFO2 (0xf8002600,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_4_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vstd.8",
- SOPCODE_INFO2 (0xf8002800,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vstd.16",
- SOPCODE_INFO2 (0xf8002900,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vstd.32",
- SOPCODE_INFO2 (0xf8002a00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vstq.8",
- SOPCODE_INFO2 (0xf8002c00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_4_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vstq.16",
- SOPCODE_INFO2 (0xf8002d00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_4_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vstq.32",
- SOPCODE_INFO2 (0xf8002e00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, IMM_FLDST, OPRND_SHIFT_4_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vldrd.8",
- SOPCODE_INFO2 (0xf8003000,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vldrd.16",
- SOPCODE_INFO2 (0xf8003100,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vldrd.32",
- SOPCODE_INFO2 (0xf8003200,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vldrq.8",
- SOPCODE_INFO2 (0xf8003400,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vldrq.16",
- SOPCODE_INFO2 (0xf8003500,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vldrq.32",
- SOPCODE_INFO2 (0xf8003600,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vstrd.8",
- SOPCODE_INFO2 (0xf8003800,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vstrd.16",
- SOPCODE_INFO2 (0xf8003900,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vstrd.32",
- SOPCODE_INFO2 (0xf8003a00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vstrq.8",
- SOPCODE_INFO2 (0xf8003c00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vstrq.16",
- SOPCODE_INFO2 (0xf8003d00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vstrq.32",
- SOPCODE_INFO2 (0xf8003e00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),
- (5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),
- CSKY_ISA_VDSP),
- OP32 ("vmov",
- OPCODE_INFO2 (0xf8000c00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcadd.eu8",
- OPCODE_INFO2 (0xf8000060,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcadd.eu16",
- OPCODE_INFO2 (0xf8100060,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcadd.es8",
- OPCODE_INFO2 (0xf8000070,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcadd.es16",
- OPCODE_INFO2 (0xf8100070,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.eu8",
- OPCODE_INFO2 (0xf8000c20,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.eu16",
- OPCODE_INFO2 (0xf8100c20,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.es8",
- OPCODE_INFO2 (0xf8000c30,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.es16",
- OPCODE_INFO2 (0xf8100c30,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.u16.l",
- OPCODE_INFO2 (0xf8100d00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.u32.l",
- OPCODE_INFO2 (0xfa000d00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.s16.l",
- OPCODE_INFO2 (0xf8100d10,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.s32.l",
- OPCODE_INFO2 (0xfa000d10,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.u16.sl",
- OPCODE_INFO2 (0xf8100d40,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.u32.sl",
- OPCODE_INFO2 (0xfa000d40,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.s16.sl",
- OPCODE_INFO2 (0xf8100d50,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.s32.sl",
- OPCODE_INFO2 (0xfa000d50,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.u16.h",
- OPCODE_INFO2 (0xf8100d60,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.u32.h",
- OPCODE_INFO2 (0xfa000d60,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.s16.h",
- OPCODE_INFO2 (0xf8100d70,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.s32.h",
- OPCODE_INFO2 (0xfa000d70,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.u16.rh",
- OPCODE_INFO2 (0xf8100d80,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.u32.rh",
- OPCODE_INFO2 (0xfa000d80,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.s16.rh",
- OPCODE_INFO2 (0xf8100d90,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmov.s32.rh",
- OPCODE_INFO2 (0xfa000d90,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vstou.u16.sl",
- OPCODE_INFO2 (0xf8100dc0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vstou.u32.sl",
- OPCODE_INFO2 (0xfa000dc0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vstou.s16.sl",
- OPCODE_INFO2 (0xf8100dd0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vstou.s32.sl",
- OPCODE_INFO2 (0xfa000dd0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vrev.8",
- OPCODE_INFO2 (0xf8000e60,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vrev.16",
- OPCODE_INFO2 (0xf8100e60,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vrev.32",
- OPCODE_INFO2 (0xfa000e60,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcnt1.8",
- OPCODE_INFO2 (0xf8000ea0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vclz.8",
- OPCODE_INFO2 (0xf8000ec0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vclz.16",
- OPCODE_INFO2 (0xf8100ec0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vclz.32",
- OPCODE_INFO2 (0xfa000ec0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcls.u8",
- OPCODE_INFO2 (0xf8000ee0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcls.u16",
- OPCODE_INFO2 (0xf8100ee0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcls.u32",
- OPCODE_INFO2 (0xfa000ee0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcls.s8",
- OPCODE_INFO2 (0xf8000ef0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcls.s16",
- OPCODE_INFO2 (0xf8100ef0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcls.s32",
- OPCODE_INFO2 (0xfa000ef0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vabs.s8",
- OPCODE_INFO2 (0xf8001010,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vabs.s16",
- OPCODE_INFO2 (0xf8101010,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vabs.s32",
- OPCODE_INFO2 (0xfa001010,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vabs.u8.s",
- OPCODE_INFO2 (0xf8001040,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vabs.u16.s",
- OPCODE_INFO2 (0xf8101040,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vabs.u32.s",
- OPCODE_INFO2 (0xfa001040,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vabs.s8.s",
- OPCODE_INFO2 (0xf8001050,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vabs.s16.s",
- OPCODE_INFO2 (0xf8101050,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vabs.s32.s",
- OPCODE_INFO2 (0xfa001050,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vneg.u8",
- OPCODE_INFO2 (0xf8001080,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vneg.u16",
- OPCODE_INFO2 (0xf8101080,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vneg.u32",
- OPCODE_INFO2 (0xfa001080,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vneg.s8",
- OPCODE_INFO2 (0xf8001090,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vneg.s16",
- OPCODE_INFO2 (0xf8101090,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vneg.s32",
- OPCODE_INFO2 (0xfa001090,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vneg.u8.s",
- OPCODE_INFO2 (0xf80010c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vneg.u16.s",
- OPCODE_INFO2 (0xf81010c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vneg.u32.s",
- OPCODE_INFO2 (0xfa0010c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vneg.s8.s",
- OPCODE_INFO2 (0xf80010d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vneg.s16.s",
- OPCODE_INFO2 (0xf81010d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vneg.s32.s",
- OPCODE_INFO2 (0xfa0010d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmphsz.u8",
- OPCODE_INFO2 (0xf8000880,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmphsz.u16",
- OPCODE_INFO2 (0xf8100880,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmphsz.u32",
- OPCODE_INFO2 (0xfa000880,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmphsz.s8",
- OPCODE_INFO2 (0xf8000890,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmphsz.s16",
- OPCODE_INFO2 (0xf8100890,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmphsz.s32",
- OPCODE_INFO2 (0xfa000890,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpltz.u8",
- OPCODE_INFO2 (0xf80008a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpltz.u16",
- OPCODE_INFO2 (0xf81008a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpltz.u32",
- OPCODE_INFO2 (0xfa0008a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpltz.s8",
- OPCODE_INFO2 (0xf80008b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpltz.s16",
- OPCODE_INFO2 (0xf81008b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpltz.s32",
- OPCODE_INFO2 (0xfa0008b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpnez.u8",
- OPCODE_INFO2 (0xf80008c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpnez.u16",
- OPCODE_INFO2 (0xf81008c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpnez.u32",
- OPCODE_INFO2 (0xfa0008c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpnez.s8",
- OPCODE_INFO2 (0xf80008d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpnez.s16",
- OPCODE_INFO2 (0xf81008d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpnez.s32",
- OPCODE_INFO2 (0xfa0008d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vtrch.8",
- OPCODE_INFO3 (0xf8000f40,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vtrch.16",
- OPCODE_INFO3 (0xf8100f40,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vtrch.32",
- OPCODE_INFO3 (0xfa000f40,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vtrcl.8",
- OPCODE_INFO3 (0xf8000f60,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vtrcl.16",
- OPCODE_INFO3 (0xf8100f60,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vtrcl.32",
- OPCODE_INFO3 (0xfa000f60,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.u8",
- OPCODE_INFO3 (0xf8000000,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.u16",
- OPCODE_INFO3 (0xf8100000,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.u32",
- OPCODE_INFO3 (0xfa000000,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.s8",
- OPCODE_INFO3 (0xf8000010,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.s16",
- OPCODE_INFO3 (0xf8100010,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.s32",
- OPCODE_INFO3 (0xfa000010,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.eu8",
- OPCODE_INFO3 (0xf8000020,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.eu16",
- OPCODE_INFO3 (0xf8100020,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.es8",
- OPCODE_INFO3 (0xf8000030,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.es16",
- OPCODE_INFO3 (0xf8100030,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcadd.u8",
- OPCODE_INFO3 (0xf8000040,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcadd.u16",
- OPCODE_INFO3 (0xf8100040,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcadd.u32",
- OPCODE_INFO3 (0xfa000040,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcadd.s8",
- OPCODE_INFO3 (0xf8000050,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcadd.s16",
- OPCODE_INFO3 (0xf8100050,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcadd.s32",
- OPCODE_INFO3 (0xfa000050,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.xu16.sl",
- OPCODE_INFO3 (0xf8100140,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.xu32.sl",
- OPCODE_INFO3 (0xfa000140,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.xs16.sl",
- OPCODE_INFO3 (0xf8100150,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.xs32.sl",
- OPCODE_INFO3 (0xfa000150,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.xu16",
- OPCODE_INFO3 (0xf8100160,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.xu32",
- OPCODE_INFO3 (0xfa000160,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.xs16",
- OPCODE_INFO3 (0xf8100170,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.xs32",
- OPCODE_INFO3 (0xfa000170,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vaddh.u8",
- OPCODE_INFO3 (0xf8000180,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vaddh.u16",
- OPCODE_INFO3 (0xf8100180,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vaddh.u32",
- OPCODE_INFO3 (0xfa000180,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vaddh.s8",
- OPCODE_INFO3 (0xf8000190,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vaddh.s16",
- OPCODE_INFO3 (0xf8100190,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vaddh.s32",
- OPCODE_INFO3 (0xfa000190,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vaddh.u8.r",
- OPCODE_INFO3 (0xf80001a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vaddh.u16.r",
- OPCODE_INFO3 (0xf81001a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vaddh.u32.r",
- OPCODE_INFO3 (0xfa0001a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vaddh.s8.r",
- OPCODE_INFO3 (0xf80001b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vaddh.s16.r",
- OPCODE_INFO3 (0xf81001b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vaddh.s32.r",
- OPCODE_INFO3 (0xfa0001b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.u8.s",
- OPCODE_INFO3 (0xf80001c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.u16.s",
- OPCODE_INFO3 (0xf81001c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.u32.s",
- OPCODE_INFO3 (0xfa0001c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.s8.s",
- OPCODE_INFO3 (0xf80001d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.s16.s",
- OPCODE_INFO3 (0xf81001d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vadd.s32.s",
- OPCODE_INFO3 (0xfa0001d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.u8",
- OPCODE_INFO3 (0xf8000200,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.u16",
- OPCODE_INFO3 (0xf8100200,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.u32",
- OPCODE_INFO3 (0xfa000200,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.s8",
- OPCODE_INFO3 (0xf8000210,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.s16",
- OPCODE_INFO3 (0xf8100210,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.s32",
- OPCODE_INFO3 (0xfa000210,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.eu8",
- OPCODE_INFO3 (0xf8000220,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.eu16",
- OPCODE_INFO3 (0xf8100220,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.eu32",
- OPCODE_INFO3 (0xfa000220,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.es8",
- OPCODE_INFO3 (0xf8000230,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.es16",
- OPCODE_INFO3 (0xf8100230,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.es32",
- OPCODE_INFO3 (0xfa000230,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabs.u8",
- OPCODE_INFO3 (0xf8000240,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabs.u16",
- OPCODE_INFO3 (0xf8100240,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabs.u32",
- OPCODE_INFO3 (0xfa000240,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabs.s8",
- OPCODE_INFO3 (0xf8000250,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabs.s16",
- OPCODE_INFO3 (0xf8100250,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabs.s32",
- OPCODE_INFO3 (0xfa000250,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabs.eu8",
- OPCODE_INFO3 (0xf8000260,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabs.eu16",
- OPCODE_INFO3 (0xf8100260,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabs.es8",
- OPCODE_INFO3 (0xf8000270,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabs.es16",
- OPCODE_INFO3 (0xf8100270,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabsa.u8",
- OPCODE_INFO3 (0xf8000280,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabsa.u16",
- OPCODE_INFO3 (0xf8100280,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabsa.u32",
- OPCODE_INFO3 (0xfa000280,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabsa.s8",
- OPCODE_INFO3 (0xf8000290,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabsa.s16",
- OPCODE_INFO3 (0xf8100290,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabsa.s32",
- OPCODE_INFO3 (0xfa000290,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabsa.eu8",
- OPCODE_INFO3 (0xf80002a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabsa.eu16",
- OPCODE_INFO3 (0xf81002a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabsa.es8",
- OPCODE_INFO3 (0xf80002b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsabsa.es16",
- OPCODE_INFO3 (0xf81002b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.xu16",
- OPCODE_INFO3 (0xf8100360,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.xu32",
- OPCODE_INFO3 (0xfa000360,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.xs16",
- OPCODE_INFO3 (0xf8100370,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.xs32",
- OPCODE_INFO3 (0xfa000370,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsubh.u8",
- OPCODE_INFO3 (0xf8000380,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsubh.u16",
- OPCODE_INFO3 (0xf8100380,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsubh.u32",
- OPCODE_INFO3 (0xfa000380,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsubh.s8",
- OPCODE_INFO3 (0xf8000390,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsubh.s16",
- OPCODE_INFO3 (0xf8100390,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsubh.s32",
- OPCODE_INFO3 (0xfa000390,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsubh.u8.r",
- OPCODE_INFO3 (0xf80003a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsubh.u16.r",
- OPCODE_INFO3 (0xf81003a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsubh.u32.r",
- OPCODE_INFO3 (0xfa0003a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsubh.s8.r",
- OPCODE_INFO3 (0xf80003b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsubh.s16.r",
- OPCODE_INFO3 (0xf81003b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsubh.s32.r",
- OPCODE_INFO3 (0xfa0003b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.u8.s",
- OPCODE_INFO3 (0xf80003c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.u16.s",
- OPCODE_INFO3 (0xf81003c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.u32.s",
- OPCODE_INFO3 (0xfa0003c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.s8.s",
- OPCODE_INFO3 (0xf80003d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.s16.s",
- OPCODE_INFO3 (0xf81003d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vsub.s32.s",
- OPCODE_INFO3 (0xfa0003d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmul.u8",
- OPCODE_INFO3 (0xf8000400,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmul.u16",
- OPCODE_INFO3 (0xf8100400,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmul.u32",
- OPCODE_INFO3 (0xfa000400,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmul.s8",
- OPCODE_INFO3 (0xf8000410,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmul.s16",
- OPCODE_INFO3 (0xf8100410,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmul.s32",
- OPCODE_INFO3 (0xfa000410,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmul.eu8",
- OPCODE_INFO3 (0xf8000420,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmul.eu16",
- OPCODE_INFO3 (0xf8100420,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmul.es8",
- OPCODE_INFO3 (0xf8000430,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmul.es16",
- OPCODE_INFO3 (0xf8100430,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmula.u8",
- OPCODE_INFO3 (0xf8000440,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmula.u16",
- OPCODE_INFO3 (0xf8100440,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmula.u32",
- OPCODE_INFO3 (0xfa000440,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmula.s8",
- OPCODE_INFO3 (0xf8000450,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmula.s16",
- OPCODE_INFO3 (0xf8100450,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmula.s32",
- OPCODE_INFO3 (0xfa000450,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmula.eu8",
- OPCODE_INFO3 (0xf8000460,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmula.eu16",
- OPCODE_INFO3 (0xf8100460,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmula.eu32",
- OPCODE_INFO3 (0xfa000460,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmula.es8",
- OPCODE_INFO3 (0xf8000470,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmula.es16",
- OPCODE_INFO3 (0xf8100470,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmula.es32",
- OPCODE_INFO3 (0xfa000470,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmuls.u8",
- OPCODE_INFO3 (0xf8000480,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmuls.u16",
- OPCODE_INFO3 (0xf8100480,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmuls.u32",
- OPCODE_INFO3 (0xfa000480,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmuls.s8",
- OPCODE_INFO3 (0xf8000490,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmuls.s16",
- OPCODE_INFO3 (0xf8100490,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmuls.s32",
- OPCODE_INFO3 (0xfa000490,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmuls.eu8",
- OPCODE_INFO3 (0xf80004a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmuls.eu16",
- OPCODE_INFO3 (0xf81004a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmuls.es8",
- OPCODE_INFO3 (0xf80004b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmuls.es16",
- OPCODE_INFO3 (0xf81004b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshr.u8",
- OPCODE_INFO3 (0xf8000680,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshr.u16",
- OPCODE_INFO3 (0xf8100680,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshr.u32",
- OPCODE_INFO3 (0xfa000680,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshr.s8",
- OPCODE_INFO3 (0xf8000690,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshr.s16",
- OPCODE_INFO3 (0xf8100690,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshr.s32",
- OPCODE_INFO3 (0xfa000690,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshr.u8.r",
- OPCODE_INFO3 (0xf80006c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshr.u16.r",
- OPCODE_INFO3 (0xf81006c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshr.u32.r",
- OPCODE_INFO3 (0xfa0006c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshr.s8.r",
- OPCODE_INFO3 (0xf80006d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshr.s16.r",
- OPCODE_INFO3 (0xf81006d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshri.u8",
- OPCODE_INFO3 (0xf8000600,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshri.u16",
- OPCODE_INFO3 (0xf8100600,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshri.u32",
- OPCODE_INFO3 (0xfa000600,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshri.s8",
- OPCODE_INFO3 (0xf8000610,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshri.s16",
- OPCODE_INFO3 (0xf8100610,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshri.s32",
- OPCODE_INFO3 (0xfa000610,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshri.u8.r",
- OPCODE_INFO3 (0xf8000640,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshri.u16.r",
- OPCODE_INFO3 (0xf8100640,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshri.u32.r",
- OPCODE_INFO3 (0xfa000640,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshri.s8.r",
- OPCODE_INFO3 (0xf8000650,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshri.s16.r",
- OPCODE_INFO3 (0xf8100650,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshri.s32.r",
- OPCODE_INFO3 (0xfa000650,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshr.s32.r",
- OPCODE_INFO3 (0xfa0006d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshr.s32.r",
- OPCODE_INFO3 (0xfa0006d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshl.u8",
- OPCODE_INFO3 (0xf8000780,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshl.u16",
- OPCODE_INFO3 (0xf8100780,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshl.u32",
- OPCODE_INFO3 (0xfa000780,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshl.s8",
- OPCODE_INFO3 (0xf8000790,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshl.s16",
- OPCODE_INFO3 (0xf8100790,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshl.s32",
- OPCODE_INFO3 (0xfa000790,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshl.u8.s",
- OPCODE_INFO3 (0xf80007c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshl.u16.s",
- OPCODE_INFO3 (0xf81007c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshl.u32.s",
- OPCODE_INFO3 (0xfa0007c0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshl.s8.s",
- OPCODE_INFO3 (0xf80007d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshl.s16.s",
- OPCODE_INFO3 (0xf81007d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshl.s32.s",
- OPCODE_INFO3 (0xfa0007d0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshli.u8",
- OPCODE_INFO3 (0xf8000700,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshli.u16",
- OPCODE_INFO3 (0xf8100700,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshli.u32",
- OPCODE_INFO3 (0xfa000700,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshli.s8",
- OPCODE_INFO3 (0xf8000710,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshli.s16",
- OPCODE_INFO3 (0xf8100710,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshli.s32",
- OPCODE_INFO3 (0xfa000710,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshli.u8.s",
- OPCODE_INFO3 (0xf8000740,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshli.u16.s",
- OPCODE_INFO3 (0xf8100740,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshli.u32.s",
- OPCODE_INFO3 (0xfa000740,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshli.s8.s",
- OPCODE_INFO3 (0xf8000750,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshli.s16.s",
- OPCODE_INFO3 (0xf8100750,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vshli.s32.s",
- OPCODE_INFO3 (0xfa000750,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmphs.u8",
- OPCODE_INFO3 (0xf8000800,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmphs.u16",
- OPCODE_INFO3 (0xf8100800,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmphs.u32",
- OPCODE_INFO3 (0xfa000800,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmphs.s8",
- OPCODE_INFO3 (0xf8000810,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmphs.s16",
- OPCODE_INFO3 (0xf8100810,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmphs.s32",
- OPCODE_INFO3 (0xfa000810,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmplt.u8",
- OPCODE_INFO3 (0xf8000820,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmplt.u16",
- OPCODE_INFO3 (0xf8100820,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmplt.u32",
- OPCODE_INFO3 (0xfa000820,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmplt.s8",
- OPCODE_INFO3 (0xf8000830,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmplt.s16",
- OPCODE_INFO3 (0xf8100830,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmplt.s32",
- OPCODE_INFO3 (0xfa000830,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpne.u8",
- OPCODE_INFO3 (0xf8000840,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpne.u16",
- OPCODE_INFO3 (0xf8100840,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpne.u32",
- OPCODE_INFO3 (0xfa000840,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpne.s8",
- OPCODE_INFO3 (0xf8000850,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpne.s16",
- OPCODE_INFO3 (0xf8100850,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmpne.s32",
- OPCODE_INFO3 (0xfa000850,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmax.u8",
- OPCODE_INFO3 (0xf8000900,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmax.u16",
- OPCODE_INFO3 (0xf8100900,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmax.u32",
- OPCODE_INFO3 (0xfa000900,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmax.s8",
- OPCODE_INFO3 (0xf8000910,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmax.s16",
- OPCODE_INFO3 (0xf8100910,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmax.s32",
- OPCODE_INFO3 (0xfa000910,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmin.u8",
- OPCODE_INFO3 (0xf8000920,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmin.u16",
- OPCODE_INFO3 (0xf8100920,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmin.u32",
- OPCODE_INFO3 (0xfa000920,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmin.s8",
- OPCODE_INFO3 (0xf8000930,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmin.s16",
- OPCODE_INFO3 (0xf8100930,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vmin.s32",
- OPCODE_INFO3 (0xfa000930,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmax.u8",
- OPCODE_INFO3 (0xf8000980,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmax.u16",
- OPCODE_INFO3 (0xf8100980,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmax.u32",
- OPCODE_INFO3 (0xfa000980,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmax.s8",
- OPCODE_INFO3 (0xf8000990,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmax.s16",
- OPCODE_INFO3 (0xf8100990,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmax.s32",
- OPCODE_INFO3 (0xfa000990,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmin.u8",
- OPCODE_INFO3 (0xf80009a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmin.u16",
- OPCODE_INFO3 (0xf81009a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmin.u32",
- OPCODE_INFO3 (0xfa0009a0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmin.s8",
- OPCODE_INFO3 (0xf80009b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmin.s16",
- OPCODE_INFO3 (0xf81009b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vcmin.s32",
- OPCODE_INFO3 (0xfa0009b0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vand.8",
- OPCODE_INFO3 (0xf8000a00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vand.16",
- OPCODE_INFO3 (0xf8100a00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vand.32",
- OPCODE_INFO3 (0xfa000a00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vandn.8",
- OPCODE_INFO3 (0xf8000a20,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vandn.16",
- OPCODE_INFO3 (0xf8100a20,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vandn.32",
- OPCODE_INFO3 (0xfa000a20,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vor.8",
- OPCODE_INFO3 (0xf8000a40,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vor.16",
- OPCODE_INFO3 (0xf8100a40,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vor.32",
- OPCODE_INFO3 (0xfa000a40,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vnor.8",
- OPCODE_INFO3 (0xf8000a60,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vnor.16",
- OPCODE_INFO3 (0xf8100a60,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vnor.32",
- OPCODE_INFO3 (0xfa000a60,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vxor.8",
- OPCODE_INFO3 (0xf8000a80,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vxor.16",
- OPCODE_INFO3 (0xf8100a80,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vxor.32",
- OPCODE_INFO3 (0xfa000a80,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vtst.8",
- OPCODE_INFO3 (0xf8000b20,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vtst.16",
- OPCODE_INFO3 (0xf8100b20,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vtst.32",
- OPCODE_INFO3 (0xfa000b20,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vbpermz.8",
- OPCODE_INFO3 (0xf8000f00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vbpermz.16",
- OPCODE_INFO3 (0xf8100f00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vbpermz.32",
- OPCODE_INFO3 (0xfa000f00,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vbperm.8",
- OPCODE_INFO3 (0xf8000f20,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vbperm.16",
- OPCODE_INFO3 (0xf8100f20,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vbperm.32",
- OPCODE_INFO3 (0xfa000f20,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vdch.8",
- OPCODE_INFO3 (0xf8000fc0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vdch.16",
- OPCODE_INFO3 (0xf8100fc0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vdch.32",
- OPCODE_INFO3 (0xfa000fc0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vdcl.8",
- OPCODE_INFO3 (0xf8000fe0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vdcl.16",
- OPCODE_INFO3 (0xf8100fe0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vdcl.32",
- OPCODE_INFO3 (0xfa000fe0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vich.8",
- OPCODE_INFO3 (0xf8000f80,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vich.16",
- OPCODE_INFO3 (0xf8100f80,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vich.32",
- OPCODE_INFO3 (0xfa000f80,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vicl.8",
- OPCODE_INFO3 (0xf8000fa0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vicl.16",
- OPCODE_INFO3 (0xf8100fa0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- OP32 ("vicl.32",
- OPCODE_INFO3 (0xfa000fa0,
- (0_3, VREG, OPRND_SHIFT_0_BIT),
- (16_19, VREG, OPRND_SHIFT_0_BIT),
- (21_24, VREG, OPRND_SHIFT_0_BIT)),
- CSKY_ISA_VDSP),
- #define OPRND_SHIFT0(mask, type) (mask, type, OPRND_SHIFT_0_BIT)
- #define OPRND_SHIFT1(mask, type) (mask, type, OPRND_SHIFT_1_BIT)
- #define OPRND_SHIFT2(mask, type) (mask, type, OPRND_SHIFT_2_BIT)
- #define OPRND_SHIFT3(mask, type) (mask, type, OPRND_SHIFT_3_BIT)
- #define OPRND_SHIFT4(mask, type) (mask, type, OPRND_SHIFT_4_BIT)
- /* The followings are 860 floating instructions. */
- OP32 ("fadd.16",
- OPCODE_INFO3 (0xf400c800,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("faddh",
- OPCODE_INFO3 (0xf400c800,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsub.16",
- OPCODE_INFO3 (0xf400c820,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsubh",
- OPCODE_INFO3 (0xf400c820,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmov.16",
- OPCODE_INFO2 (0xf400c880,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmovh",
- OPCODE_INFO2 (0xf400c880,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fabs.16",
- OPCODE_INFO2 (0xf400c8c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fabsh",
- OPCODE_INFO2 (0xf400c8c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fneg.16",
- OPCODE_INFO2 (0xf400c8e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnegh",
- OPCODE_INFO2 (0xf400c8e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmphsz.16",
- OPCODE_INFO1 (0xf400c900,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpzhsh",
- OPCODE_INFO1 (0xf400c900,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpltz.16",
- OPCODE_INFO1 (0xf400c920,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpzlth",
- OPCODE_INFO1 (0xf400c920,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpnez.16",
- OPCODE_INFO1 (0xf400c940,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpzneh",
- OPCODE_INFO1 (0xf400c940,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpuoz.16",
- OPCODE_INFO1 (0xf400c960,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpzuoh",
- OPCODE_INFO1 (0xf400c960,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmphs.16",
- OPCODE_INFO2 (0xf400c980,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmphsh",
- OPCODE_INFO2 (0xf400c980,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmplt.16",
- OPCODE_INFO2 (0xf400c9a0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpne.16",
- OPCODE_INFO2 (0xf400c9c0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpneh",
- OPCODE_INFO2 (0xf400c9c0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpuo.16",
- OPCODE_INFO2 (0xf400c9e0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpuoh",
- OPCODE_INFO2 (0xf400c9e0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmaxnm.16",
- OPCODE_INFO3 (0xf400cd00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fminnm.16",
- OPCODE_INFO3 (0xf400cd20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmphz.16",
- OPCODE_INFO1 (0xf400cd40,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmplsz.16",
- OPCODE_INFO1 (0xf400cd60,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmul.16",
- OPCODE_INFO3 (0xf400ca00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmulh",
- OPCODE_INFO3 (0xf400ca00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmul.16",
- OPCODE_INFO3 (0xf400ca20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmulh",
- OPCODE_INFO3 (0xf400ca20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmula.16",
- OPCODE_INFO3 (0xf400ca80,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmach",
- OPCODE_INFO3 (0xf400ca80,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmuls.16",
- OPCODE_INFO3 (0xf400caa0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmsch",
- OPCODE_INFO3 (0xf400caa0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmuls.16",
- OPCODE_INFO3 (0xf400cac0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmach",
- OPCODE_INFO3 (0xf400cac0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmula.16",
- OPCODE_INFO3 (0xf400cae0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmsch",
- OPCODE_INFO3 (0xf400cae0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("ffmula.16",
- OPCODE_INFO3 (0xf400ce00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("ffmuls.16",
- OPCODE_INFO3 (0xf400ce20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("ffnmula.16",
- OPCODE_INFO3 (0xf400ce40,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("ffnmuls.16",
- OPCODE_INFO3 (0xf400ce60,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdivh",
- OPCODE_INFO3 (0xf400cb00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdiv.16",
- OPCODE_INFO3 (0xf400cb00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("freciph",
- OPCODE_INFO2 (0xf400cb20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("frecip.16",
- OPCODE_INFO2 (0xf400cb20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsqrt.16",
- OPCODE_INFO2 (0xf400cb40,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsqrth",
- OPCODE_INFO2 (0xf400cb40,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsel.16",
- OPCODE_INFO3 (0xf400cf20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- /* Single floating. */
- OP32 ("fadd.32",
- OPCODE_INFO3 (0xf4000000,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fadds",
- OPCODE_INFO3 (0xf4000000,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsub.32",
- OPCODE_INFO3 (0xf4000020,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsubs",
- OPCODE_INFO3 (0xf4000020,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmov.32",
- OPCODE_INFO2 (0xf4000080,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmovs",
- OPCODE_INFO2 (0xf4000080,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fabs.32",
- OPCODE_INFO2 (0xf40000c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fabss",
- OPCODE_INFO2 (0xf40000c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fneg.32",
- OPCODE_INFO2 (0xf40000e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnegs",
- OPCODE_INFO2 (0xf40000e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmphsz.32",
- OPCODE_INFO1 (0xf4000100,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpzhss",
- OPCODE_INFO1 (0xf4000100,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpltz.32",
- OPCODE_INFO1 (0xf4000120,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpzlts",
- OPCODE_INFO1 (0xf4000120,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpnez.32",
- OPCODE_INFO1 (0xf4000140,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpznes",
- OPCODE_INFO1 (0xf4000140,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpuoz.32",
- OPCODE_INFO1 (0xf4000160,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpzuos",
- OPCODE_INFO1 (0xf4000160,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmphs.32",
- OPCODE_INFO2 (0xf4000180,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmphss",
- OPCODE_INFO2 (0xf4000180,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmplt.32",
- OPCODE_INFO2 (0xf40001a0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmplts",
- OPCODE_INFO2 (0xf40001a0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpne.32",
- OPCODE_INFO2 (0xf40001c0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpnes",
- OPCODE_INFO2 (0xf40001c0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpuo.32",
- OPCODE_INFO2 (0xf40001e0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpuos",
- OPCODE_INFO2 (0xf40001e0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmaxnm.32",
- OPCODE_INFO3 (0xf4000500,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fminnm.32",
- OPCODE_INFO3 (0xf4000520,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmphz.32",
- OPCODE_INFO1 (0xf4000540,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmplsz.32",
- OPCODE_INFO1 (0xf4000560,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmul.32",
- OPCODE_INFO3 (0xf4000200,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmuls",
- OPCODE_INFO3 (0xf4000200,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmul.32",
- OPCODE_INFO3 (0xf4000220,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmuls",
- OPCODE_INFO3 (0xf4000220,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmula.32",
- OPCODE_INFO3 (0xf4000280,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmacs",
- OPCODE_INFO3 (0xf4000280,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmuls.32",
- OPCODE_INFO3 (0xf40002a0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmscs",
- OPCODE_INFO3 (0xf40002a0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmuls.32",
- OPCODE_INFO3 (0xf40002c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmacs",
- OPCODE_INFO3 (0xf40002c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmula.32",
- OPCODE_INFO3 (0xf40002e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmscs",
- OPCODE_INFO3 (0xf40002e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("ffmula.32",
- OPCODE_INFO3 (0xf4000600,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("ffmuls.32",
- OPCODE_INFO3 (0xf4000620,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("ffnmula.32",
- OPCODE_INFO3 (0xf4000640,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("ffnmuls.32",
- OPCODE_INFO3 (0xf4000660,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdiv.32",
- OPCODE_INFO3 (0xf4000300,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdivs",
- OPCODE_INFO3 (0xf4000300,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("frecip.32",
- OPCODE_INFO2 (0xf4000320,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("frecips",
- OPCODE_INFO2 (0xf4000320,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsqrt.32",
- OPCODE_INFO2 (0xf4000340,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsqrts",
- OPCODE_INFO2 (0xf4000340,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsel.32",
- OPCODE_INFO3 (0xf4000720,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- /* Double floating. */
- OP32 ("fadd.64",
- OPCODE_INFO3 (0xf4000800,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("faddd",
- OPCODE_INFO3 (0xf4000800,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsub.64",
- OPCODE_INFO3 (0xf4000820,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsubd",
- OPCODE_INFO3 (0xf4000820,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmov.64",
- OPCODE_INFO2 (0xf4000880,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmovd",
- OPCODE_INFO2 (0xf4000880,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmovx.32",
- OPCODE_INFO2 (0xf40008a0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fabs.64",
- OPCODE_INFO2 (0xf40008c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fabsd",
- OPCODE_INFO2 (0xf40008c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fneg.64",
- OPCODE_INFO2 (0xf40008e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnegd",
- OPCODE_INFO2 (0xf40008e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmphsz.64",
- OPCODE_INFO1 (0xf4000900,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpzhsd",
- OPCODE_INFO1 (0xf4000900,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpltz.64",
- OPCODE_INFO1 (0xf4000920,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpzltd",
- OPCODE_INFO1 (0xf4000920,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpnez.64",
- OPCODE_INFO1 (0xf4000940,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpzned",
- OPCODE_INFO1 (0xf4000940,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpuoz.64",
- OPCODE_INFO1 (0xf4000960,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpzuod",
- OPCODE_INFO1 (0xf4000960,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmphs.64",
- OPCODE_INFO2 (0xf4000980,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmphsd",
- OPCODE_INFO2 (0xf4000980,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmplt.64",
- OPCODE_INFO2 (0xf40009a0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpltd",
- OPCODE_INFO2 (0xf40009a0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpne.64",
- OPCODE_INFO2 (0xf40009c0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpned",
- OPCODE_INFO2 (0xf40009c0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpuo.64",
- OPCODE_INFO2 (0xf40009e0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmpuod",
- OPCODE_INFO2 (0xf40009e0,
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmaxnm.64",
- OPCODE_INFO3 (0xf4000d00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fminnm.64",
- OPCODE_INFO3 (0xf4000d20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmphz.64",
- OPCODE_INFO1 (0xf4000d40,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fcmplsz.64",
- OPCODE_INFO1 (0xf4000d60,
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmul.64",
- OPCODE_INFO3 (0xf4000a00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmuld",
- OPCODE_INFO3 (0xf4000a00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmul.64",
- OPCODE_INFO3 (0xf4000a20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmuld",
- OPCODE_INFO3 (0xf4000a20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmula.64",
- OPCODE_INFO3 (0xf4000a80,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmacd",
- OPCODE_INFO3 (0xf4000a80,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmuls.64",
- OPCODE_INFO3 (0xf4000aa0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmscd",
- OPCODE_INFO3 (0xf4000aa0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmuls.64",
- OPCODE_INFO3 (0xf4000ac0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmacd",
- OPCODE_INFO3 (0xf4000ac0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmula.64",
- OPCODE_INFO3 (0xf4000ae0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmscd",
- OPCODE_INFO3 (0xf4000ae0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("ffmula.64",
- OPCODE_INFO3 (0xf4000e00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("ffmuls.64",
- OPCODE_INFO3 (0xf4000e20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("ffnmula.64",
- OPCODE_INFO3 (0xf4000e40,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("ffnmuls.64",
- OPCODE_INFO3 (0xf4000e60,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdiv.64",
- OPCODE_INFO3 (0xf4000b00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdivd",
- OPCODE_INFO3 (0xf4000b00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("frecip.64",
- OPCODE_INFO2 (0xf4000b20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("frecipd",
- OPCODE_INFO2 (0xf4000b20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsqrt.64",
- OPCODE_INFO2 (0xf4000b40,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsqrtd",
- OPCODE_INFO2 (0xf4000b40,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fins.32",
- OPCODE_INFO2 (0xf4000360,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsel.64",
- OPCODE_INFO3 (0xf4000f20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- /* SIMD floating. */
- OP32 ("fadd.f32",
- OPCODE_INFO3 (0xf4001000,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("faddm",
- OPCODE_INFO3 (0xf4001000,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsub.f32",
- OPCODE_INFO3 (0xf4001020,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsubm",
- OPCODE_INFO3 (0xf4001020,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmov.f32",
- OPCODE_INFO2 (0xf4001080,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmovm",
- OPCODE_INFO2 (0xf4001080,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fabs.f32",
- OPCODE_INFO2 (0xf40010c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fabsm",
- OPCODE_INFO2 (0xf40010c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fneg.f32",
- OPCODE_INFO2 (0xf40010e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnegm",
- OPCODE_INFO2 (0xf40010e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmul.f32",
- OPCODE_INFO3 (0xf4001200,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmulm",
- OPCODE_INFO3 (0xf4001200,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmula.f32",
- OPCODE_INFO3 (0xf4001280,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmuls.f32",
- OPCODE_INFO3 (0xf40012c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fnmacm",
- OPCODE_INFO3 (0xf40012c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG),
- OPRND_SHIFT0 (21_25, FREG)),
- CSKY_ISA_FLOAT_7E60),
- /* floating formate. */
- OP32 ("fftoi.f32.s32.rn",
- OPCODE_INFO2 (0xf4001800,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fstosi.rn",
- OPCODE_INFO2 (0xf4001800,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f32.s32.rz",
- OPCODE_INFO2 (0xf4001820,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fstosi.rz",
- OPCODE_INFO2 (0xf4001820,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f32.s32.rpi",
- OPCODE_INFO2 (0xf4001840,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fstosi.rpi",
- OPCODE_INFO2 (0xf4001840,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f32.s32.rni",
- OPCODE_INFO2 (0xf4001860,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fstosi.rni",
- OPCODE_INFO2 (0xf4001860,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f32.u32.rn",
- OPCODE_INFO2 (0xf4001880,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fstoui.rn",
- OPCODE_INFO2 (0xf4001880,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f32.u32.rz",
- OPCODE_INFO2 (0xf40018a0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fstoui.rz",
- OPCODE_INFO2 (0xf40018a0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f32.u32.rpi",
- OPCODE_INFO2 (0xf40018c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fstoui.rpi",
- OPCODE_INFO2 (0xf40018c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f32.u32.rni",
- OPCODE_INFO2 (0xf40018e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fstoui.rni",
- OPCODE_INFO2 (0xf40018e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f64.s32.rn",
- OPCODE_INFO2 (0xf4001900,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdtosi.rn",
- OPCODE_INFO2 (0xf4001900,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f64.s32.rz",
- OPCODE_INFO2 (0xf4001920,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdtosi.rz",
- OPCODE_INFO2 (0xf4001920,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f64.s32.rpi",
- OPCODE_INFO2 (0xf4001940,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdtosi.rpi",
- OPCODE_INFO2 (0xf4001940,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f64.s32.rni",
- OPCODE_INFO2 (0xf4001960,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdtosi.rni",
- OPCODE_INFO2 (0xf4001960,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f64.u32.rn",
- OPCODE_INFO2 (0xf4001980,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdtoui.rn",
- OPCODE_INFO2 (0xf4001980,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f64.u32.rz",
- OPCODE_INFO2 (0xf40019a0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdtoui.rz",
- OPCODE_INFO2 (0xf40019a0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f64.u32.rpi",
- OPCODE_INFO2 (0xf40019c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdtoui.rpi",
- OPCODE_INFO2 (0xf40019c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f64.u32.rni",
- OPCODE_INFO2 (0xf40019e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdtoui.rni",
- OPCODE_INFO2 (0xf40019e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f16.s32.rn",
- OPCODE_INFO2 (0xf4001c00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fhtosi.rn",
- OPCODE_INFO2 (0xf4001c00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f16.s32.rz",
- OPCODE_INFO2 (0xf4001c20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fhtosi.rz",
- OPCODE_INFO2 (0xf4001c20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f16.s32.rpi",
- OPCODE_INFO2 (0xf4001c40,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fhtosi.rpi",
- OPCODE_INFO2 (0xf4001c40,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f16.s32.rni",
- OPCODE_INFO2 (0xf4001c60,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fhtosi.rni",
- OPCODE_INFO2 (0xf4001c60,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f16.u32.rn",
- OPCODE_INFO2 (0xf4001c80,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fhtoui.rn",
- OPCODE_INFO2 (0xf4001c80,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f16.u32.rz",
- OPCODE_INFO2 (0xf4001ca0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fhtoui.rz",
- OPCODE_INFO2 (0xf4001ca0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f16.u32.rpi",
- OPCODE_INFO2 (0xf4001cc0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fhtoui.rpi",
- OPCODE_INFO2 (0xf4001cc0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f16.u32.rni",
- OPCODE_INFO2 (0xf4001ce0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fhtoui.rni",
- OPCODE_INFO2 (0xf4001ce0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fhtos",
- OPCODE_INFO2 (0xf4001a40,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fhtos.f16",
- OPCODE_INFO2 (0xf4001a40,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fstoh",
- OPCODE_INFO2 (0xf4001a60,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fstoh.f32",
- OPCODE_INFO2 (0xf4001a60,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdtos",
- OPCODE_INFO2 (0xf4001ac0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fdtos.f64",
- OPCODE_INFO2 (0xf4001ac0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fstod",
- OPCODE_INFO2 (0xf4001ae0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmfvrh",
- OPCODE_INFO2 (0xf4001b00,
- OPRND_SHIFT0 (0_4, AREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmfvr.32.1",
- OPCODE_INFO2 (0xf4001b20,
- OPRND_SHIFT0 (0_4, AREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmfvrl",
- OPCODE_INFO2 (0xf4001b20,
- OPRND_SHIFT0 (0_4, AREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmtvr.16",
- OPCODE_INFO2 (0xf4001fa0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, AREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmfvr.16",
- OPCODE_INFO2 (0xf4001f20,
- OPRND_SHIFT0 (0_4, AREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmtvrh",
- OPCODE_INFO2 (0xf4001b40,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, AREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmtvr.32.1",
- OPCODE_INFO2 (0xf4001b60,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, AREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmtvrl",
- OPCODE_INFO2 (0xf4001b60,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, AREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmtvr.64",
- OPCODE_INFO3 (0xf4001f80,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, AREG),
- OPRND_SHIFT0 (21_25, AREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmfvr.64",
- OPCODE_INFO3 (0xf4001f00,
- OPRND_SHIFT0 (0_4, AREG),
- OPRND_SHIFT0 (21_25, AREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmtvr.32.2",
- OPCODE_INFO3 (0xf4001fc0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, AREG),
- OPRND_SHIFT0 (21_25, AREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fmfvr.32.2",
- OPCODE_INFO3 (0xf4001f40,
- OPRND_SHIFT0 (0_4, AREG),
- OPRND_SHIFT0 (21_25, AREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- /* flsu. */
- OP32 ("fld.16",
- SOPCODE_INFO2 (0xf4002300,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (4_7or21_24,
- IMM_FLDST,
- OPRND_SHIFT_1_BIT))),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fldh",
- SOPCODE_INFO2 (0xf4002300,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (4_7or21_24,
- IMM_FLDST,
- OPRND_SHIFT_1_BIT))),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fst.16",
- SOPCODE_INFO2 (0xf4002700,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (4_7or21_24,
- IMM_FLDST,
- OPRND_SHIFT_1_BIT))),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32_WITH_WORK ("fsth",
- SOPCODE_INFO2 (0xf4002700,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (4_7or21_24,
- IMM_FLDST,
- OPRND_SHIFT_1_BIT))),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fldr16",
- SOPCODE_INFO2 (0xf4002b00,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fldrh",
- SOPCODE_INFO2 (0xf4002b00,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fstr.16",
- SOPCODE_INFO2 (0xf4002f00,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32_WITH_WORK ("fstrh",
- SOPCODE_INFO2 (0xf4002f00,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fldm.16",
- OPCODE_INFO2 (0xf4003300,
- (0_4or21_24, FREGLIST_DASH, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET,OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fldmh",
- OPCODE_INFO2 (0xf4003300,
- (0_4or21_24, FREGLIST_DASH, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET,OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fstm.16",
- OPCODE_INFO2 (0xf4003700,
- (0_4or21_24,
- FREGLIST_DASH,
- OPRND_SHIFT_0_BIT),
- (16_20,
- AREG_WITH_BRACKET,
- OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32_WITH_WORK ("fstmh",
- OPCODE_INFO2 (0xf4003700,
- (0_4or21_24,
- FREGLIST_DASH,
- OPRND_SHIFT_0_BIT),
- (16_20,
- AREG_WITH_BRACKET,
- OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fldmu.16",
- OPCODE_INFO2 (0xf4003380,
- OPRND_SHIFT0 (0_4or21_24, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fldmu.h",
- OPCODE_INFO2 (0xf4003380,
- OPRND_SHIFT0 (0_4or21_24, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fstmu.16",
- OPCODE_INFO2 (0xf4003780,
- OPRND_SHIFT0 (0_4or21_24, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32_WITH_WORK ("fstmu.h",
- OPCODE_INFO2 (0xf4003780,
- OPRND_SHIFT0 (0_4or21_24, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fld.32",
- SOPCODE_INFO2 (0xf4002000,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (4_7or21_24,
- IMM_FLDST,
- OPRND_SHIFT_2_BIT))),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("flds",
- SOPCODE_INFO2 (0xf4002000,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (4_7or21_24,
- IMM_FLDST,
- OPRND_SHIFT_2_BIT))),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fst.32",
- SOPCODE_INFO2 (0xf4002400,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (4_7or21_24,
- IMM_FLDST,
- OPRND_SHIFT_2_BIT))),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32_WITH_WORK ("fsts",
- SOPCODE_INFO2 (0xf4002400,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (4_7or21_24,
- IMM_FLDST,
- OPRND_SHIFT_2_BIT))),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fldr.32",
- SOPCODE_INFO2 (0xf4002800,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fldrs",
- SOPCODE_INFO2 (0xf4002800,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fstr.32",
- SOPCODE_INFO2 (0xf4002c00,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32_WITH_WORK ("fstrs",
- SOPCODE_INFO2 (0xf4002c00,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fldm.32",
- OPCODE_INFO2 (0xf4003000,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fldms",
- OPCODE_INFO2 (0xf4003000,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fstm.32",
- OPCODE_INFO2 (0xf4003400,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32_WITH_WORK ("fstms",
- OPCODE_INFO2 (0xf4003400,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fldmu.32",
- OPCODE_INFO2 (0xf4003080,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fldmu.s",
- OPCODE_INFO2 (0xf4003080,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fstmu.32",
- OPCODE_INFO2 (0xf4003480,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32_WITH_WORK ("fstmu.s",
- OPCODE_INFO2 (0xf4003480,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fld.64",
- SOPCODE_INFO2 (0xf4002100,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (4_7or21_24,
- IMM_FLDST,
- OPRND_SHIFT_2_BIT))),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fldd",
- SOPCODE_INFO2 (0xf4002100,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (4_7or21_24,
- IMM_FLDST,
- OPRND_SHIFT_2_BIT))),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fst.64",
- SOPCODE_INFO2 (0xf4002500,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (4_7or21_24,
- IMM_FLDST,
- OPRND_SHIFT_2_BIT))),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32_WITH_WORK ("fstd",
- SOPCODE_INFO2 (0xf4002500,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (4_7or21_24,
- IMM_FLDST,
- OPRND_SHIFT_2_BIT))),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fldr.64",
- SOPCODE_INFO2 (0xf4002900,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fldrd",
- SOPCODE_INFO2 (0xf4002900,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fstr.64",
- SOPCODE_INFO2 (0xf4002d00,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32_WITH_WORK ("fstrd",
- SOPCODE_INFO2 (0xf4002d00,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fldm.64",
- OPCODE_INFO2 (0xf4003100,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fldmd",
- OPCODE_INFO2 (0xf4003100,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fstm.64",
- OPCODE_INFO2 (0xf4003500,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32_WITH_WORK ("fstmd",
- OPCODE_INFO2 (0xf4003500,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fldmu.64",
- OPCODE_INFO2 (0xf4003180,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fldmu.d",
- OPCODE_INFO2 (0xf4003180,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fstmu.64",
- OPCODE_INFO2 (0xf4003580,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32_WITH_WORK ("fstmu.d",
- OPCODE_INFO2 (0xf4003580,
- OPRND_SHIFT0 (0_4or21_25, FREGLIST_DASH),
- OPRND_SHIFT0 (16_20, AREG_WITH_BRACKET)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fldrm",
- SOPCODE_INFO2 (0xf4002a00,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fstrm",
- SOPCODE_INFO2 (0xf4002e00,
- (0_4, FREG, OPRND_SHIFT_0_BIT),
- BRACKET_OPRND ((16_20,
- AREG,
- OPRND_SHIFT_0_BIT),
- (5_6or21_25,
- AREG_WITH_LSHIFT_FPU,
- OPRND_SHIFT_0_BIT))),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fldmm",
- OPCODE_INFO2 (0xf4003200,
- (0_4or21_24, FREGLIST_DASH, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET,OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_7E60),
- OP32_WITH_WORK ("fstmm",
- OPCODE_INFO2 (0xf4003600,
- (0_4or21_24, FREGLIST_DASH, OPRND_SHIFT_0_BIT),
- (16_20, AREG_WITH_BRACKET,OPRND_SHIFT_0_BIT)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fstore),
- OP32 ("fftox.f16.u16",
- OPCODE_INFO2 (0xf4004000,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftox.f16.s16",
- OPCODE_INFO2 (0xf4004020,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftox.f16.u32",
- OPCODE_INFO2 (0xf4004100,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftox.f16.s32",
- OPCODE_INFO2 (0xf4004120,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftox.f32.u32",
- OPCODE_INFO2 (0xf4004140,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftox.f32.s32",
- OPCODE_INFO2 (0xf4004160,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftox.f64.u32",
- OPCODE_INFO2 (0xf4004180,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftox.f64.s32",
- OPCODE_INFO2 (0xf40041a0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fxtof.u16.f16",
- OPCODE_INFO2 (0xf4004800,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fxtof.s16.f16",
- OPCODE_INFO2 (0xf4004820,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fxtof.u32.f16",
- OPCODE_INFO2 (0xf4004900,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fxtof.s32.f16",
- OPCODE_INFO2 (0xf4004920,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fxtof.u32.f32",
- OPCODE_INFO2 (0xf4004940,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fxtof.s32.f32",
- OPCODE_INFO2 (0xf4004960,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fxtof.u32.f64",
- OPCODE_INFO2 (0xf4004980,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fxtof.s32.f64",
- OPCODE_INFO2 (0xf40049a0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f16.s16",
- OPCODE_INFO2 (0xf4004220,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f16.u16",
- OPCODE_INFO2 (0xf4004200,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f16.s32",
- OPCODE_INFO2 (0xf4004320,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f16.u32",
- OPCODE_INFO2 (0xf4004300,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f32.s32",
- OPCODE_INFO2 (0xf4004360,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f32.u32",
- OPCODE_INFO2 (0xf4004340,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f64.s32",
- OPCODE_INFO2 (0xf40043a0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftoi.f64.u32",
- OPCODE_INFO2 (0xf4004380,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fitof.s16.f16",
- OPCODE_INFO2 (0xf4004a20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fitof.u16.f16",
- OPCODE_INFO2 (0xf4004a00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fitof.s32.f16",
- OPCODE_INFO2 (0xf4004b20,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fitof.u32.f16",
- OPCODE_INFO2 (0xf4004b00,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fitof.s32.f32",
- OPCODE_INFO2 (0xf4004b60,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsitos",
- OPCODE_INFO2 (0xf4004b60,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fitof.u32.f32",
- OPCODE_INFO2 (0xf4004b40,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fuitos",
- OPCODE_INFO2 (0xf4004b40,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fitof.s32.f64",
- OPCODE_INFO2 (0xf4004ba0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fsitod",
- OPCODE_INFO2 (0xf4004ba0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fitof.u32.f64",
- OPCODE_INFO2 (0xf4004b80,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fuitod",
- OPCODE_INFO2 (0xf4004b80,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftofi.f16.rn",
- OPCODE_INFO2 (0xf4004400,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftofi.f16.rz",
- OPCODE_INFO2 (0xf4004420,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftofi.f16.rpi",
- OPCODE_INFO2 (0xf4004440,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftofi.f16.rni",
- OPCODE_INFO2 (0xf4004460,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftofi.f32.rn",
- OPCODE_INFO2 (0xf4004480,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftofi.f32.rz",
- OPCODE_INFO2 (0xf40044a0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftofi.f32.rpi",
- OPCODE_INFO2 (0xf40044c0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftofi.f32.rni",
- OPCODE_INFO2 (0xf40044e0,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftofi.f64.rn",
- OPCODE_INFO2 (0xf4004500,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftofi.f64.rz",
- OPCODE_INFO2 (0xf4004520,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftofi.f64.rpi",
- OPCODE_INFO2 (0xf4004540,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("fftofi.f64.rni",
- OPCODE_INFO2 (0xf4004560,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (16_20, FREG)),
- CSKY_ISA_FLOAT_7E60),
- DOP32_WITH_WORK ("fmovi.16",
- OPCODE_INFO2 (0xf400e400,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (5or8_9or16_25, HFLOAT_FMOVI)),
- OPCODE_INFO3 (0xf400e400,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (5or8_9or20_25, IMM9b),
- OPRND_SHIFT0 (16_19, IMM4b)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fmovi),
- DOP32_WITH_WORK ("fmovi.32",
- OPCODE_INFO2 (0xf400e440,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (5or8_9or16_25, SFLOAT_FMOVI)),
- OPCODE_INFO3 (0xf400e440,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (5or8_9or20_25, IMM9b),
- OPRND_SHIFT0 (16_19, IMM4b)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fmovi),
- DOP32_WITH_WORK ("fmovi.64",
- OPCODE_INFO2 (0xf400e480,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (5or8_9or16_25, DFLOAT_FMOVI)),
- OPCODE_INFO3 (0xf400e480,
- OPRND_SHIFT0 (0_4, FREG),
- OPRND_SHIFT0 (5or8_9or20_25, IMM9b),
- OPRND_SHIFT0 (16_19, IMM4b)),
- CSKY_ISA_FLOAT_7E60,
- float_work_fpuv3_fmovi),
- #undef _RELOC32
- #define _RELOC32 BFD_RELOC_CKCORE_PCREL_FLRW_IMM8BY4
- OP32 ("flrw.32",
- OPCODE_INFO2 (0xf4003800,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, FCONSTANT, OPRND_SHIFT_2_BIT)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("flrws",
- OPCODE_INFO2 (0xf4003800,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, FCONSTANT, OPRND_SHIFT_2_BIT)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("flrw.64",
- OPCODE_INFO2 (0xf4003900,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, FCONSTANT, OPRND_SHIFT_2_BIT)),
- CSKY_ISA_FLOAT_7E60),
- OP32 ("flrwd",
- OPCODE_INFO2 (0xf4003900,
- (0_3or25, FREG, OPRND_SHIFT_0_BIT),
- (4_7or21_24, FCONSTANT, OPRND_SHIFT_2_BIT)),
- CSKY_ISA_FLOAT_7E60),
- #undef _RELOC32
- #define _RELOC32 0
- /* The following are aliases for other instructions. */
- /* setc -> cmphs r0, r0 */
- OP16 ("setc",
- OPCODE_INFO0 (0x6400),
- CSKYV2_ISA_E1),
- /* clrc -> cmpne r0, r0 */
- OP16 ("clrc",
- OPCODE_INFO0 (0x6402),
- CSKYV2_ISA_E1),
- /* tstlt rd -> btsti rd,31 */
- OP32 ("tstlt",
- OPCODE_INFO1 (0xc7e02880,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- /* idly4 -> idly 4 */
- OP32 ("idly4",
- OPCODE_INFO0 (0xc0601c20),
- CSKYV2_ISA_E1),
- /* rsub rz, ry, rx -> subu rz, rx, ry */
- DOP32 ("rsub",
- OPCODE_INFO3 (0xc4000080,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4000080,
- (0_4or21_25, DUP_AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)), CSKYV2_ISA_1E2),
- /* cmplei rd,X -> cmplti rd,X+1 */
- OP16_OP32 ("cmplei",
- OPCODE_INFO2 (0x3820,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT),
- (0_4, IMM5b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xeb200000,
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (0_15, IMM16b, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- /* cmpls -> cmphs */
- OP16_OP32 ("cmpls",
- OPCODE_INFO2 (0x6400,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc4000420,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- /* cmpgt -> cmplt */
- OP16_OP32 ("cmpgt",
- OPCODE_INFO2 (0x6401,
- (6_9, GREG0_15, OPRND_SHIFT_0_BIT),
- (2_5, GREG0_15, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc4000440,
- (21_25, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- /* tstle rd -> cmplti rd,1 */
- OP16_OP32 ("tstle",
- OPCODE_INFO1 (0x3820,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO1 (0xeb200000,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- /* tstne rd -> cmpnei rd,0 */
- OP16_OP32 ("tstne",
- OPCODE_INFO1 (0x3840,
- (8_10, GREG0_7, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO1 (0xeb400000,
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- /* rotri rz, rx, imm5 -> rotli rz, rx, 32-imm5 */
- DOP32 ("rotri",
- OPCODE_INFO3 (0xc4004900,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b_RORI, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4004900,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b_RORI, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- DOP32 ("rori",
- OPCODE_INFO3 (0xc4004900,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b_RORI, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO2 (0xc4004900,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),
- (21_25, IMM5b_RORI, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3),
- /* rotlc rd -> addc rd, rd/ addc rd, rd, rd */
- OP16_OP32_WITH_WORK ("rotlc",
- OPCODE_INFO2 (0x6001,
- (NONE, GREG0_15, OPRND_SHIFT_0_BIT),
- (NONE, CONST1, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc4000040,
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, CONST1, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_2E3,
- v2_work_rotlc),
- /* not rd -> nor rd, rd, not rz, rx -> nor rz, rx, rx */
- OP16_OP32_WITH_WORK ("not",
- OPCODE_INFO1 (0x6c02,
- (NONE, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1,
- OPCODE_INFO2 (0xc4002480,
- (NONE, AREG, OPRND_SHIFT_0_BIT),
- (NONE, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_E1, v2_work_not),
- /* Special force 32 bits instruction. */
- OP32 ("xtrb0.32",
- OPCODE_INFO2 (0xc4007020,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("xtrb1.32",
- OPCODE_INFO2 (0xc4007040,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("xtrb2.32",
- OPCODE_INFO2 (0xc4007080,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("xtrb3.32",
- OPCODE_INFO2 (0xc4007100,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- OP32 ("ff0.32",
- OPCODE_INFO2 (0xc4007c20,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- DOP32 ("ff1.32",
- OPCODE_INFO2 (0xc4007c40,
- (0_4, AREG, OPRND_SHIFT_0_BIT),
- (16_20, AREG, OPRND_SHIFT_0_BIT)),
- OPCODE_INFO1 (0xc4007c40,
- (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT)),
- CSKYV2_ISA_1E2),
- {NULL, 0, {}, {}, 0, 0, 0, 0, 0, NULL}
- };
|