ftieq.cgs 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100
  1. # frv testcase for ftieq $FCCi_2,$GRi,$s12
  2. # mach: all
  3. .include "testutils.inc"
  4. start
  5. .global ftieq
  6. ftieq:
  7. and_spr_immed -4081,tbr ; clear tbr.tt
  8. set_gr_spr tbr,gr7
  9. inc_gr_immed 2112,gr7 ; address of exception handler
  10. set_bctrlr_0_0 gr7 ; bctrlr 0,0
  11. set_spr_immed 128,lcr
  12. set_gr_immed 0,gr7
  13. set_spr_addr bad,lr
  14. set_fcc 0x0 0
  15. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  16. set_spr_addr bad,lr
  17. set_fcc 0x1 0
  18. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  19. set_spr_addr bad,lr
  20. set_fcc 0x2 0
  21. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  22. set_spr_addr bad,lr
  23. set_fcc 0x3 0
  24. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  25. set_spr_addr bad,lr
  26. set_fcc 0x4 0
  27. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  28. set_spr_addr bad,lr
  29. set_fcc 0x5 0
  30. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  31. set_spr_addr bad,lr
  32. set_fcc 0x6 0
  33. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  34. set_spr_addr bad,lr
  35. set_fcc 0x7 0
  36. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  37. set_psr_et 1
  38. set_spr_addr ok8,lr
  39. set_fcc 0x8 0
  40. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  41. fail
  42. ok8:
  43. set_psr_et 1
  44. set_spr_addr ok9,lr
  45. set_fcc 0x9 0
  46. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  47. fail
  48. ok9:
  49. set_psr_et 1
  50. set_spr_addr oka,lr
  51. set_fcc 0xa 0
  52. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  53. fail
  54. oka:
  55. set_psr_et 1
  56. set_spr_addr okb,lr
  57. set_fcc 0xb 0
  58. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  59. fail
  60. okb:
  61. set_psr_et 1
  62. set_spr_addr okc,lr
  63. set_fcc 0xc 0
  64. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  65. fail
  66. okc:
  67. set_psr_et 1
  68. set_spr_addr okd,lr
  69. set_fcc 0xd 0
  70. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  71. fail
  72. okd:
  73. set_psr_et 1
  74. set_spr_addr oke,lr
  75. set_fcc 0xe 0
  76. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  77. fail
  78. oke:
  79. set_psr_et 1
  80. set_spr_addr okf,lr
  81. set_fcc 0xf 0
  82. ftieq fcc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  83. fail
  84. okf:
  85. pass
  86. bad:
  87. fail