mcpxru.cgs 2.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394
  1. # frv testcase for mcpxru $GRi,$GRj,$GRk
  2. # mach: all
  3. .include "testutils.inc"
  4. start
  5. .global mcpxru
  6. mcpxru:
  7. set_fr_iimmed 4,2,fr7 ; multiply small numbers
  8. set_fr_iimmed 5,3,fr8
  9. mcpxru fr7,fr8,acc0
  10. test_accg_immed 0,accg0
  11. test_acc_immed 14,acc0
  12. set_fr_iimmed 1,2,fr7 ; multiply by 1
  13. set_fr_iimmed 3,1,fr8
  14. mcpxru fr7,fr8,acc0
  15. test_accg_immed 0,accg0
  16. test_acc_immed 1,acc0
  17. set_fr_iimmed 0,2,fr7 ; multiply by 0
  18. set_fr_iimmed 2,0,fr8
  19. mcpxru fr7,fr8,acc0
  20. test_accg_immed 0,accg0
  21. test_acc_immed 0,acc0
  22. set_fr_iimmed 0x3fff,1,fr7 ; 15 bit result
  23. set_fr_iimmed 2,0x0001,fr8
  24. mcpxru fr7,fr8,acc0
  25. test_accg_immed 0,accg0
  26. test_acc_limmed 0x0000,0x7ffd,acc0
  27. set_fr_iimmed 0x4000,1,fr7 ; 16 bit result
  28. set_fr_iimmed 4,0x0001,fr8
  29. mcpxru fr7,fr8,acc0
  30. test_accg_immed 0,accg0
  31. test_acc_limmed 0x0000,0xffff,acc0
  32. set_fr_iimmed 0x8000,1,fr7 ; 17 bit result
  33. set_fr_iimmed 4,0x0001,fr8
  34. mcpxru fr7,fr8,acc0
  35. test_accg_immed 0,accg0
  36. test_acc_immed 0x0001ffff,acc0
  37. set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
  38. set_fr_iimmed 0x7fff,0x7fff,fr8
  39. mcpxru fr7,fr8,acc0
  40. test_accg_immed 0,accg0
  41. test_acc_immed 0x3fff0001,acc0
  42. set_fr_iimmed 0x8000,0x8000,fr7 ; max positive result
  43. set_fr_iimmed 0x8000,0x0000,fr8
  44. mcpxru fr7,fr8,acc0
  45. test_accg_immed 0,accg0
  46. test_acc_limmed 0x4000,0x0000,acc0
  47. set_fr_iimmed 0xffff,0x0000,fr7 ; max positive result
  48. set_fr_iimmed 0xffff,0xffff,fr8
  49. mcpxru fr7,fr8,acc0
  50. test_accg_immed 0,accg0
  51. test_acc_limmed 0xfffe,0x0001,acc0
  52. set_fr_iimmed 0x0000,0x0001,fr7 ; saturation
  53. set_fr_iimmed 0xffff,0x0001,fr8
  54. mcpxru fr7,fr8,acc0
  55. test_spr_bits 0x3c,2,0x8,msr0 ; msr0.sie is set
  56. test_spr_bits 2,1,1,msr0 ; msr0.ovf is set
  57. test_spr_bits 1,0,1,msr0 ; msr0.aovf is set
  58. test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt is set
  59. test_accg_immed 0,accg0
  60. test_acc_immed 0,acc0
  61. set_fr_iimmed 0x0000,0xffff,fr7 ; saturation
  62. set_fr_iimmed 0xffff,0xffff,fr8
  63. mcpxru fr7,fr8,acc0
  64. test_spr_bits 0x3c,2,0x8,msr0 ; msr0.sie is set
  65. test_spr_bits 2,1,1,msr0 ; msr0.ovf is set
  66. test_spr_bits 1,0,1,msr0 ; msr0.aovf is set
  67. test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt is set
  68. test_accg_immed 0,accg0
  69. test_acc_immed 0,acc0
  70. set_fr_iimmed 0xfffe,0xffff,fr7 ; saturation
  71. set_fr_iimmed 0xffff,0xffff,fr8
  72. mcpxru fr7,fr8,acc0
  73. test_spr_bits 0x3c,2,0x8,msr0 ; msr0.sie is set
  74. test_spr_bits 2,1,1,msr0 ; msr0.ovf is set
  75. test_spr_bits 1,0,1,msr0 ; msr0.aovf is set
  76. test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt is set
  77. test_accg_immed 0,accg0
  78. test_acc_immed 0,acc0
  79. pass