mqcpxru.cgs 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778
  1. # frv testcase for mqcpxru $GRi,$GRj,$GRk
  2. # mach: all
  3. .include "testutils.inc"
  4. start
  5. .global mqcpxru
  6. mqcpxru:
  7. set_fr_iimmed 4,2,fr8 ; multiply small numbers
  8. set_fr_iimmed 5,3,fr10
  9. set_fr_iimmed 1,2,fr9 ; multiply by 1
  10. set_fr_iimmed 3,1,fr11
  11. mqcpxru fr8,fr10,acc0
  12. test_accg_immed 0,accg0
  13. test_acc_immed 14,acc0
  14. test_accg_immed 0,accg1
  15. test_acc_immed 1,acc1
  16. set_fr_iimmed 0,2,fr8 ; multiply by 0
  17. set_fr_iimmed 2,0,fr10
  18. set_fr_iimmed 0x3fff,1,fr9 ; 15 bit result
  19. set_fr_iimmed 2,0x0001,fr11
  20. mqcpxru fr8,fr10,acc0
  21. test_accg_immed 0,accg0
  22. test_acc_immed 0,acc0
  23. test_accg_immed 0,accg1
  24. test_acc_limmed 0x0000,0x7ffd,acc1
  25. set_fr_iimmed 0x4000,1,fr8 ; 16 bit result
  26. set_fr_iimmed 4,0x0001,fr10
  27. set_fr_iimmed 0x8000,1,fr9 ; 17 bit result
  28. set_fr_iimmed 4,0x0001,fr11
  29. mqcpxru fr8,fr10,acc0
  30. test_accg_immed 0,accg0
  31. test_acc_limmed 0x0000,0xffff,acc0
  32. test_accg_immed 0,accg1
  33. test_acc_immed 0x0001ffff,acc1
  34. set_fr_iimmed 0x7fff,0x0000,fr8 ; max positive result
  35. set_fr_iimmed 0x7fff,0x7fff,fr10
  36. set_fr_iimmed 0x8000,0x8000,fr9 ; max positive result
  37. set_fr_iimmed 0x8000,0x0000,fr11
  38. mqcpxru fr8,fr10,acc0
  39. test_accg_immed 0,accg0
  40. test_acc_immed 0x3fff0001,acc0
  41. test_accg_immed 0,accg1
  42. test_acc_limmed 0x4000,0x0000,acc1
  43. set_fr_iimmed 0xffff,0x0000,fr8 ; max positive result
  44. set_fr_iimmed 0xffff,0xffff,fr10
  45. set_fr_iimmed 0x0000,0x0001,fr9 ; saturation
  46. set_fr_iimmed 0xffff,0x0001,fr11
  47. mqcpxru fr8,fr10,acc0
  48. test_spr_bits 0x3c,2,0x4,msr0 ; msr0.sie is set
  49. test_spr_bits 2,1,1,msr0 ; msr0.ovf is set
  50. test_spr_bits 1,0,1,msr0 ; msr0.aovf is set
  51. test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt is set
  52. test_accg_immed 0,accg0
  53. test_acc_limmed 0xfffe,0x0001,acc0
  54. test_accg_immed 0,accg1
  55. test_acc_immed 0,acc1
  56. set_fr_iimmed 0x0000,0xffff,fr8 ; saturation
  57. set_fr_iimmed 0xffff,0xffff,fr10
  58. set_fr_iimmed 0xfffe,0xffff,fr9 ; saturation
  59. set_fr_iimmed 0xffff,0xffff,fr11
  60. mqcpxru fr8,fr10,acc0
  61. test_spr_bits 0x3c,2,0xc,msr0 ; msr0.sie is set
  62. test_spr_bits 2,1,1,msr0 ; msr0.ovf is set
  63. test_spr_bits 1,0,1,msr0 ; msr0.aovf is set
  64. test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt is set
  65. test_accg_immed 0,accg0
  66. test_acc_immed 0,acc0
  67. test_accg_immed 0,accg1
  68. test_acc_immed 0,acc1
  69. pass