| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212 |
- # frv testcase for nfdsads $FRi,$FRj,$FRk
- # mach: fr500 fr550 frv
- .include "testutils.inc"
- float_constants
- start
- load_float_constants
- load_float_constants1
- .global nfdsads
- nfdsads:
- nfdsads fr16,fr0,fr2
- test_fr_fr fr2,fr0
- test_fr_fr fr3,fr52
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr16,fr4,fr2
- test_fr_fr fr2,fr4
- test_fr_fr fr3,fr48
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr16,fr8,fr2
- test_fr_fr fr2,fr8
- test_fr_fr fr3,fr28
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr16,fr12,fr2
- test_fr_fr fr2,fr12
- test_fr_fr fr3,fr24
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr16,fr16,fr2
- test_fr_fr fr2,fr16
- test_fr_fr fr2,fr20
- test_fr_fr fr3,fr16
- test_fr_fr fr3,fr20
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr16,fr20,fr2
- test_fr_fr fr2,fr16
- test_fr_fr fr2,fr20
- test_fr_fr fr3,fr16
- test_fr_fr fr3,fr20
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr16,fr24,fr2
- test_fr_fr fr2,fr24
- test_fr_fr fr3,fr12
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr16,fr28,fr2
- test_fr_fr fr2,fr28
- test_fr_fr fr3,fr8
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr16,fr32,fr2
- test_fr_fr fr2,fr32
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr16,fr36,fr2
- test_fr_fr fr2,fr36
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr16,fr40,fr2
- test_fr_fr fr2,fr40
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr16,fr44,fr2
- test_fr_fr fr2,fr44
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr16,fr48,fr2
- test_fr_fr fr2,fr48
- test_fr_fr fr3,fr4
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr16,fr52,fr2
- test_fr_fr fr2,fr52
- test_fr_fr fr3,fr0
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr0,fr2
- test_fr_fr fr2,fr0
- test_fr_fr fr3,fr52
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr4,fr2
- test_fr_fr fr2,fr4
- test_fr_fr fr3,fr48
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr8,fr2
- test_fr_fr fr2,fr8
- test_fr_fr fr3,fr28
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr12,fr2
- test_fr_fr fr2,fr12
- test_fr_fr fr3,fr24
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr16,fr2
- test_fr_fr fr2,fr16
- test_fr_fr fr2,fr20
- test_fr_fr fr3,fr16
- test_fr_fr fr3,fr20
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr20,fr2
- test_fr_fr fr2,fr16
- test_fr_fr fr2,fr20
- test_fr_fr fr3,fr16
- test_fr_fr fr3,fr20
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr24,fr2
- test_fr_fr fr2,fr24
- test_fr_fr fr3,fr12
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr28,fr2
- test_fr_fr fr2,fr28
- test_fr_fr fr3,fr8
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr32,fr2
- test_fr_fr fr2,fr32
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr36,fr2
- test_fr_fr fr2,fr36
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr40,fr2
- test_fr_fr fr2,fr40
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr44,fr2
- test_fr_fr fr2,fr44
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr48,fr2
- test_fr_fr fr2,fr48
- test_fr_fr fr3,fr4
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr20,fr52,fr2
- test_fr_fr fr2,fr52
- test_fr_fr fr3,fr0
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr8,fr28,fr2
- test_fr_fr fr2,fr16
- test_fr_fr fr2,fr20
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr12,fr24,fr2
- test_fr_fr fr2,fr16
- test_fr_fr fr2,fr20
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr24,fr12,fr2
- test_fr_fr fr2,fr16
- test_fr_fr fr2,fr20
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr28,fr8,fr2
- test_fr_fr fr2,fr16
- test_fr_fr fr2,fr20
- test_fr_fr fr3,fr32
- test_fr_fr fr3,fr32
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr36,fr40,fr2
- test_fr_fr fr2,fr44
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- ; try to cause exceptions
- set_fr_fr fr4,fr49
- nfdsads fr48,fr28,fr2
- ; test_fr_fr fr2,fr44
- ; test_fr_fr fr3,fr44
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- set_fr_fr fr0,fr53
- nfdsads fr52,fr28,fr2
- ; test_fr_fr fr2,fr44
- ; test_fr_fr fr3,fr44
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr56,fr28,fr2
- ; test_fr_fr fr2,fr44
- ; test_fr_fr fr3,fr44
- test_spr_immed 0,fner1
- test_spr_immed 0,fner0
- nfdsads fr60,fr28,fr2
- ; test_fr_fr fr2,fr44
- ; test_fr_fr fr3,fr44
- test_spr_immed 0xc,fner1
- test_spr_immed 0,fner0
- pass
|
