12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010 |
- # Hitachi H8 testcase 'subx'
- # mach(): all
- # as(h8300): --defsym sim_cpu=0
- # as(h8300h): --defsym sim_cpu=1
- # as(h8300s): --defsym sim_cpu=2
- # as(h8sx): --defsym sim_cpu=3
- # ld(h8300h): -m h8300helf
- # ld(h8300s): -m h8300self
- # ld(h8sx): -m h8300sxelf
- .include "testutils.inc"
- # Instructions tested:
- # subx.b #xx:8, rd8 ; b rd8 xxxxxxxx
- # subx.b #xx:8, @erd ; 7 d erd ???? b ???? xxxxxxxx
- # subx.b #xx:8, @erd- ; 0 1 7 6 6 c erd 1??? b ???? xxxxxxxx
- # subx.b rs8, rd8 ; 1 e rs8 rd8
- # subx.b rs8, @erd ; 7 d erd ???? 1 e rs8 ????
- # subx.b rs8, @erd- ; 0 1 7 6 6 c erd 1??? 1 e rs8 ????
- # subx.b @ers, rd8 ; 7 c ers ???? 1 e ???? rd8
- # subx.b @ers-, rd8 ; 0 1 7 6 6 c ers 00?? 1 e ???? rd8
- # subx.b @ers, @erd ; 0 1 7 4 6 8 ers d 0 erd 3 ????
- # subx.b @ers-, @erd- ; 0 1 7 6 6 c ers d a erd 3 ????
- #
- # word ops
- # long ops
- .data
- byte_src: .byte 0x5
- byte_dest: .byte 0
- .align 2
- word_src: .word 0x505
- word_dest: .word 0
- .align 4
- long_src: .long 0x50505
- long_dest: .long 0
- start
- subx_b_imm8_0:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- set_ccr_zero
- ;; subx.b #xx:8,Rd ; Subx with carry initially zero.
- subx.b #5, r0l ; Immediate 8-bit operand
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr16 0xa5a0 r0 ; sub result: a5 - 5
- .if (sim_cpu) ; non-zero means h8300h, s, or sx
- test_h_gr32 0xa5a5a5a0 er0 ; sub result: a5 - 5
- .endif
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
-
- subx_b_imm8_1:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- set_ccr_zero
- ;; subx.b #xx:8,Rd ; Subx with carry initially one.
- set_carry_flag
- subx.b #4, r0l ; Immediate 8-bit operand
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr16 0xa5a0 r0 ; sub result: a5 - (4 + 1)
- .if (sim_cpu) ; non-zero means h8300h, s, or sx
- test_h_gr32 0xa5a5a5a0 er0 ; sub result: a5 - (4 + 1)
- .endif
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
-
- .if (sim_cpu == h8sx)
- subx_b_imm8_rdind:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.b #xx:8,@eRd ; Subx to register indirect
- mov #byte_dest, er0
- mov.b #0xa5, @er0
- set_ccr_zero
- subx.b #5, @er0
- test_carry_clear ; H=0 N=0 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 byte_dest er0 ; er0 still contains subress
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.b #0xa0, @byte_dest
- beq .Lb1
- fail
- .Lb1:
- subx_b_imm8_rdpostdec:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.b #xx:8,@eRd- ; Subx to register post-decrement
- mov #byte_dest, er0
- mov.b #0xa5, @er0
- set_ccr_zero
- subx.b #5, @er0-
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 byte_dest-1 er0 ; er0 contains subress minus one
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.b #0xa0, @byte_dest
- beq .Lb2
- fail
- .Lb2:
- .endif
- subx_b_reg8_0:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.b Rs,Rd ; subx with carry initially zero
- mov.b #5, r0h
- set_ccr_zero
- subx.b r0h, r0l ; Register operand
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr16 0x05a0 r0 ; sub result: a5 - 5
- .if (sim_cpu) ; non-zero means h8300h, s, or sx
- test_h_gr32 0xa5a505a0 er0 ; sub result: a5 - 5
- .endif
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- subx_b_reg8_1:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.b Rs,Rd ; subx with carry initially one
- mov.b #4, r0h
- set_ccr_zero
- set_carry_flag
- subx.b r0h, r0l ; Register operand
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr16 0x04a0 r0 ; sub result: a5 - (4 + 1)
- .if (sim_cpu) ; non-zero means h8300h, s, or sx
- test_h_gr32 0xa5a504a0 er0 ; sub result: a5 - (4 + 1)
- .endif
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
-
- .if (sim_cpu == h8sx)
- subx_b_reg8_rdind:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.b rs8,@eRd ; Subx to register indirect
- mov #byte_dest, er0
- mov.b #0xa5, @er0
- mov.b #5, r1l
- set_ccr_zero
- subx.b r1l, @er0
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 byte_dest er0 ; er0 still contains subress
- test_h_gr32 0xa5a5a505 er1 ; er1 has the test load
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.b #0xa0, @byte_dest
- beq .Lb3
- fail
- .Lb3:
- subx_b_reg8_rdpostdec:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.b rs8,@eRd- ; Subx to register post-decrement
- mov #byte_dest, er0
- mov.b #0xa5, @er0
- mov.b #5, r1l
- set_ccr_zero
- subx.b r1l, @er0-
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 byte_dest-1 er0 ; er0 contains subress minus one
- test_h_gr32 0xa5a5a505 er1 ; er1 contains the test load
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.b #0xa0, @byte_dest
- beq .Lb4
- fail
- .Lb4:
- subx_b_rsind_reg8:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.b @eRs,rd8 ; Subx from reg indirect to reg
- mov #byte_src, er0
- set_ccr_zero
- subx.b @er0, r1l
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 byte_src er0 ; er0 still contains subress
- test_h_gr32 0xa5a5a5a0 er1 ; er1 contains the sum
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- subx_b_rspostdec_reg8:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.b @eRs-,rd8 ; Subx to register post-decrement
- mov #byte_src, er0
- set_ccr_zero
- subx.b @er0-, r1l
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 byte_src-1 er0 ; er0 contains subress minus one
- test_h_gr32 0xa5a5a5a0 er1 ; er1 contains the sum
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- subx_b_rsind_rdind:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.b @eRs,rd8 ; Subx from reg indirect to reg
- mov #byte_src, er0
- mov #byte_dest, er1
- mov.b #0xa5, @er1
- set_ccr_zero
- subx.b @er0, @er1
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 byte_src er0 ; er0 still contains src subress
- test_h_gr32 byte_dest er1 ; er1 still contains dst subress
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.b #0xa0, @byte_dest
- beq .Lb5
- fail
- .Lb5:
- subx_b_rspostdec_rdpostdec:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- mov #byte_src, er0
- mov #byte_dest, er1
- mov.b #0xa5, @er1
- set_ccr_zero
- ;; subx.b @eRs-,@erd- ; Subx post-decrement to post-decrement
- subx.b @er0-, @er1-
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 byte_src-1 er0 ; er0 contains src subress minus one
- test_h_gr32 byte_dest-1 er1 ; er1 contains dst subress minus one
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.b #0xa0, @byte_dest
- beq .Lb6
- fail
- .Lb6:
- subx_w_imm16_0:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- set_ccr_zero
- ;; subx.w #xx:16,Rd ; Subx with carry initially zero.
- subx.w #0x505, r0 ; Immediate 16-bit operand
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr16 0xa0a0 r0 ; sub result: 0xa5a5 + 0x505
- test_h_gr32 0xa5a5a0a0 er0 ; sub result: 0xa5a5 + 0x505
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
-
- subx_w_imm16_1:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- set_ccr_zero
- ;; subx.w #xx:16,Rd ; Subx with carry initially one.
- set_carry_flag
- subx.w #0x504, r0 ; Immediate 16-bit operand
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr16 0xa0a0 r0 ; sub result: 0xa5a5 + 0x505 + 1
- test_h_gr32 0xa5a5a0a0 er0 ; sub result: 0xa5a5 + 0x505 + 1
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
-
- subx_w_imm16_rdind:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.w #xx:16,@eRd ; Subx to register indirect
- mov #word_dest, er0
- mov.w #0xa5a5, @er0
- set_ccr_zero
- subx.w #0x505, @er0
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 word_dest er0 ; er0 still contains subress
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.w #0xa0a0, @word_dest
- beq .Lw1
- fail
- .Lw1:
- subx_w_imm16_rdpostdec:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.w #xx:16,@eRd- ; Subx to register post-decrement
- mov #word_dest, er0
- mov.w #0xa5a5, @er0
- set_ccr_zero
- subx.w #0x505, @er0-
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 word_dest-2 er0 ; er0 contains subress minus one
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.w #0xa0a0, @word_dest
- beq .Lw2
- fail
- .Lw2:
- subx_w_reg16_0:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.w Rs,Rd ; subx with carry initially zero
- mov.w #0x505, e0
- set_ccr_zero
- subx.w e0, r0 ; Register operand
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 0x0505a0a0 er0 ; sub result:
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- subx_w_reg16_1:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.w Rs,Rd ; subx with carry initially one
- mov.w #0x504, e0
- set_ccr_zero
- set_carry_flag
- subx.w e0, r0 ; Register operand
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 0x0504a0a0 er0 ; sub result:
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
-
- subx_w_reg16_rdind:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.w rs8,@eRd ; Subx to register indirect
- mov #word_dest, er0
- mov.w #0xa5a5, @er0
- mov.w #0x505, r1
- set_ccr_zero
- subx.w r1, @er0
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 word_dest er0 ; er0 still contains subress
- test_h_gr32 0xa5a50505 er1 ; er1 has the test load
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.w #0xa0a0, @word_dest
- beq .Lw3
- fail
- .Lw3:
- subx_w_reg16_rdpostdec:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.w rs8,@eRd- ; Subx to register post-decrement
- mov #word_dest, er0
- mov.w #0xa5a5, @er0
- mov.w #0x505, r1
- set_ccr_zero
- subx.w r1, @er0-
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 word_dest-2 er0 ; er0 contains subress minus one
- test_h_gr32 0xa5a50505 er1 ; er1 contains the test load
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.w #0xa0a0, @word_dest
- beq .Lw4
- fail
- .Lw4:
- subx_w_rsind_reg16:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.w @eRs,rd8 ; Subx from reg indirect to reg
- mov #word_src, er0
- set_ccr_zero
- subx.w @er0, r1
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 word_src er0 ; er0 still contains subress
- test_h_gr32 0xa5a5a0a0 er1 ; er1 contains the sum
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- subx_w_rspostdec_reg16:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.w @eRs-,rd8 ; Subx to register post-decrement
- mov #word_src, er0
- set_ccr_zero
- subx.w @er0-, r1
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 word_src-2 er0 ; er0 contains subress minus one
- test_h_gr32 0xa5a5a0a0 er1 ; er1 contains the sum
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- subx_w_rsind_rdind:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.w @eRs,rd8 ; Subx from reg indirect to reg
- mov #word_src, er0
- mov #word_dest, er1
- mov.w #0xa5a5, @er1
- set_ccr_zero
- subx.w @er0, @er1
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 word_src er0 ; er0 still contains src subress
- test_h_gr32 word_dest er1 ; er1 still contains dst subress
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.w #0xa0a0, @word_dest
- beq .Lw5
- fail
- .Lw5:
- subx_w_rspostdec_rdpostdec:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.w @eRs-,rd8 ; Subx to register post-decrement
- mov #word_src, er0
- mov #word_dest, er1
- mov.w #0xa5a5, @er1
- set_ccr_zero
- subx.w @er0-, @er1-
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 word_src-2 er0 ; er0 contains src subress minus one
- test_h_gr32 word_dest-2 er1 ; er1 contains dst subress minus one
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.w #0xa0a0, @word_dest
- beq .Lw6
- fail
- .Lw6:
- subx_l_imm32_0:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- set_ccr_zero
- ;; subx.l #xx:32,Rd ; Subx with carry initially zero.
- subx.l #0x50505, er0 ; Immediate 32-bit operand
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 0xa5a0a0a0 er0 ; sub result:
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
-
- subx_l_imm32_1:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- set_ccr_zero
- ;; subx.l #xx:32,Rd ; Subx with carry initially one.
- set_carry_flag
- subx.l #0x50504, er0 ; Immediate 32-bit operand
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 0xa5a0a0a0 er0 ; sub result:
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
-
- subx_l_imm32_rdind:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.l #xx:32,@eRd ; Subx to register indirect
- mov #long_dest, er0
- mov.l #0xa5a5a5a5, @er0
- set_ccr_zero
- subx.l #0x50505, @er0
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 long_dest er0 ; er0 still contains subress
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.l #0xa5a0a0a0, @long_dest
- beq .Ll1
- fail
- .Ll1:
- subx_l_imm32_rdpostdec:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.l #xx:32,@eRd- ; Subx to register post-decrement
- mov #long_dest, er0
- mov.l #0xa5a5a5a5, @er0
- set_ccr_zero
- subx.l #0x50505, @er0-
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 long_dest-4 er0 ; er0 contains subress minus one
- test_gr_a5a5 1 ; Make sure other general regs not disturbed
- test_gr_a5a5 2
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.l #0xa5a0a0a0, @long_dest
- beq .Ll2
- fail
- .Ll2:
- subx_l_reg32_0:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.l Rs,Rd ; subx with carry initially zero
- mov.l #0x50505, er0
- set_ccr_zero
- subx.l er0, er1 ; Register operand
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 0x50505 er0 ; sub load
- test_h_gr32 0xa5a0a0a0 er1 ; sub result:
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- subx_l_reg32_1:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.l Rs,Rd ; subx with carry initially one
- mov.l #0x50504, er0
- set_ccr_zero
- set_carry_flag
- subx.l er0, er1 ; Register operand
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 0x50504 er0 ; sub result:
- test_h_gr32 0xa5a0a0a0 er1 ; sub result:
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
-
- subx_l_reg32_rdind:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.l rs8,@eRd ; Subx to register indirect
- mov #long_dest, er0
- mov.l er1, @er0
- mov.l #0x50505, er1
- set_ccr_zero
- subx.l er1, @er0
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 long_dest er0 ; er0 still contains subress
- test_h_gr32 0x50505 er1 ; er1 has the test load
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.l #0xa5a0a0a0, @long_dest
- beq .Ll3
- fail
- .Ll3:
- subx_l_reg32_rdpostdec:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.l rs8,@eRd- ; Subx to register post-decrement
- mov #long_dest, er0
- mov.l er1, @er0
- mov.l #0x50505, er1
- set_ccr_zero
- subx.l er1, @er0-
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 long_dest-4 er0 ; er0 contains subress minus one
- test_h_gr32 0x50505 er1 ; er1 contains the test load
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.l #0xa5a0a0a0, @long_dest
- beq .Ll4
- fail
- .Ll4:
- subx_l_rsind_reg32:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.l @eRs,rd8 ; Subx from reg indirect to reg
- mov #long_src, er0
- set_ccr_zero
- subx.l @er0, er1
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 long_src er0 ; er0 still contains subress
- test_h_gr32 0xa5a0a0a0 er1 ; er1 contains the sum
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- subx_l_rspostdec_reg32:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.l @eRs-,rd8 ; Subx to register post-decrement
- mov #long_src, er0
- set_ccr_zero
- subx.l @er0-, er1
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 long_src-4 er0 ; er0 contains subress minus one
- test_h_gr32 0xa5a0a0a0 er1 ; er1 contains the sum
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- subx_l_rsind_rdind:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.l @eRs,rd8 ; Subx from reg indirect to reg
- mov #long_src, er0
- mov #long_dest, er1
- mov.l er2, @er1
- set_ccr_zero
- subx.l @er0, @er1
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 long_src er0 ; er0 still contains src subress
- test_h_gr32 long_dest er1 ; er1 still contains dst subress
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.l #0xa5a0a0a0, @long_dest
- beq .Ll5
- fail
- .Ll5:
- subx_l_rspostdec_rdpostdec:
- set_grs_a5a5 ; Fill all general regs with a fixed pattern
- ;; subx.l @eRs-,rd8 ; Subx to register post-decrement
- mov #long_src, er0
- mov #long_dest, er1
- mov.l er2, @er1
- set_ccr_zero
- subx.l @er0-, @er1-
- test_carry_clear ; H=0 N=1 Z=0 V=0 C=0
- test_ovf_clear
- test_zero_clear
- test_neg_set
- test_h_gr32 long_src-4 er0 ; er0 contains src subress minus one
- test_h_gr32 long_dest-4 er1 ; er1 contains dst subress minus one
- test_gr_a5a5 2 ; Make sure other general regs not disturbed
- test_gr_a5a5 3
- test_gr_a5a5 4
- test_gr_a5a5 5
- test_gr_a5a5 6
- test_gr_a5a5 7
- ;; Now check the result of the sub to memory.
- cmp.l #0xa5a0a0a0, @long_dest
- beq .Ll6
- fail
- .Ll6:
- .endif
- pass
- exit 0
|