1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672 |
- /* bfin-parse.y ADI Blackfin parser
- Copyright (C) 2005-2022 Free Software Foundation, Inc.
- This file is part of GAS, the GNU Assembler.
- GAS is free software; you can redistribute it and/or modify
- it under the terms of the GNU General Public License as published by
- the Free Software Foundation; either version 3, or (at your option)
- any later version.
- GAS is distributed in the hope that it will be useful,
- but WITHOUT ANY WARRANTY; without even the implied warranty of
- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- GNU General Public License for more details.
- You should have received a copy of the GNU General Public License
- along with GAS; see the file COPYING. If not, write to the Free
- Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA
- 02110-1301, USA. */
- %{
- #include "as.h"
- #include "bfin-aux.h" /* Opcode generating auxiliaries. */
- #include "elf/common.h"
- #include "elf/bfin.h"
- /* This file uses an old-style yyerror returning int. Disable
- generation of a modern prototype for yyerror. */
- #define yyerror yyerror
- #define DSP32ALU(aopcde, HL, dst1, dst0, src0, src1, s, x, aop) \
- bfin_gen_dsp32alu (HL, aopcde, aop, s, x, dst0, dst1, src0, src1)
- #define DSP32MAC(op1, MM, mmod, w1, P, h01, h11, h00, h10, dst, op0, src0, src1, w0) \
- bfin_gen_dsp32mac (op1, MM, mmod, w1, P, h01, h11, h00, h10, op0, \
- dst, src0, src1, w0)
- #define DSP32MULT(op1, MM, mmod, w1, P, h01, h11, h00, h10, dst, op0, src0, src1, w0) \
- bfin_gen_dsp32mult (op1, MM, mmod, w1, P, h01, h11, h00, h10, op0, \
- dst, src0, src1, w0)
- #define DSP32SHIFT(sopcde, dst0, src0, src1, sop, hls) \
- bfin_gen_dsp32shift (sopcde, dst0, src0, src1, sop, hls)
- #define DSP32SHIFTIMM(sopcde, dst0, immag, src1, sop, hls) \
- bfin_gen_dsp32shiftimm (sopcde, dst0, immag, src1, sop, hls)
- #define LDIMMHALF_R(reg, h, s, z, hword) \
- bfin_gen_ldimmhalf (reg, h, s, z, hword, 1)
- #define LDIMMHALF_R5(reg, h, s, z, hword) \
- bfin_gen_ldimmhalf (reg, h, s, z, hword, 2)
- #define LDSTIDXI(ptr, reg, w, sz, z, offset) \
- bfin_gen_ldstidxi (ptr, reg, w, sz, z, offset)
- #define LDST(ptr, reg, aop, sz, z, w) \
- bfin_gen_ldst (ptr, reg, aop, sz, z, w)
- #define LDSTII(ptr, reg, offset, w, op) \
- bfin_gen_ldstii (ptr, reg, offset, w, op)
- #define DSPLDST(i, m, reg, aop, w) \
- bfin_gen_dspldst (i, reg, aop, w, m)
- #define LDSTPMOD(ptr, reg, idx, aop, w) \
- bfin_gen_ldstpmod (ptr, reg, aop, w, idx)
- #define LDSTIIFP(offset, reg, w) \
- bfin_gen_ldstiifp (reg, offset, w)
- #define LOGI2OP(dst, src, opc) \
- bfin_gen_logi2op (opc, src, dst.regno & CODE_MASK)
- #define ALU2OP(dst, src, opc) \
- bfin_gen_alu2op (dst, src, opc)
- #define BRCC(t, b, offset) \
- bfin_gen_brcc (t, b, offset)
- #define UJUMP(offset) \
- bfin_gen_ujump (offset)
- #define PROGCTRL(prgfunc, poprnd) \
- bfin_gen_progctrl (prgfunc, poprnd)
- #define PUSHPOPMULTIPLE(dr, pr, d, p, w) \
- bfin_gen_pushpopmultiple (dr, pr, d, p, w)
- #define PUSHPOPREG(reg, w) \
- bfin_gen_pushpopreg (reg, w)
- #define CALLA(addr, s) \
- bfin_gen_calla (addr, s)
- #define LINKAGE(r, framesize) \
- bfin_gen_linkage (r, framesize)
- #define COMPI2OPD(dst, src, op) \
- bfin_gen_compi2opd (dst, src, op)
- #define COMPI2OPP(dst, src, op) \
- bfin_gen_compi2opp (dst, src, op)
- #define DAGMODIK(i, op) \
- bfin_gen_dagmodik (i, op)
- #define DAGMODIM(i, m, op, br) \
- bfin_gen_dagmodim (i, m, op, br)
- #define COMP3OP(dst, src0, src1, opc) \
- bfin_gen_comp3op (src0, src1, dst, opc)
- #define PTR2OP(dst, src, opc) \
- bfin_gen_ptr2op (dst, src, opc)
- #define CCFLAG(x, y, opc, i, g) \
- bfin_gen_ccflag (x, y, opc, i, g)
- #define CCMV(src, dst, t) \
- bfin_gen_ccmv (src, dst, t)
- #define CACTRL(reg, a, op) \
- bfin_gen_cactrl (reg, a, op)
- #define LOOPSETUP(soffset, c, rop, eoffset, reg) \
- bfin_gen_loopsetup (soffset, c, rop, eoffset, reg)
- #define HL2(r1, r0) (IS_H (r1) << 1 | IS_H (r0))
- #define IS_RANGE(bits, expr, sign, mul) \
- value_match(expr, bits, sign, mul, 1)
- #define IS_URANGE(bits, expr, sign, mul) \
- value_match(expr, bits, sign, mul, 0)
- #define IS_CONST(expr) (expr->type == Expr_Node_Constant)
- #define IS_RELOC(expr) (expr->type != Expr_Node_Constant)
- #define IS_IMM(expr, bits) value_match (expr, bits, 0, 1, 1)
- #define IS_UIMM(expr, bits) value_match (expr, bits, 0, 1, 0)
- #define IS_PCREL4(expr) \
- (value_match (expr, 4, 0, 2, 0))
- #define IS_LPPCREL10(expr) \
- (value_match (expr, 10, 0, 2, 0))
- #define IS_PCREL10(expr) \
- (value_match (expr, 10, 0, 2, 1))
- #define IS_PCREL12(expr) \
- (value_match (expr, 12, 0, 2, 1))
- #define IS_PCREL24(expr) \
- (value_match (expr, 24, 0, 2, 1))
- static int value_match (Expr_Node *, int, int, int, int);
- extern FILE *errorf;
- extern INSTR_T insn;
- static Expr_Node *binary (Expr_Op_Type, Expr_Node *, Expr_Node *);
- static Expr_Node *unary (Expr_Op_Type, Expr_Node *);
- static void notethat (const char *, ...);
- extern char *yytext;
- /* Used to set SRCx fields to all 1s as described in the PRM. */
- static Register reg7 = {REG_R7, 0};
- void error (const char *format, ...)
- {
- va_list ap;
- static char buffer[2000];
- va_start (ap, format);
- vsprintf (buffer, format, ap);
- va_end (ap);
- as_bad ("%s", buffer);
- }
- static int
- yyerror (const char *msg)
- {
- if (msg[0] == '\0')
- error ("%s", msg);
- else if (yytext[0] != ';')
- error ("%s. Input text was %s.", msg, yytext);
- else
- error ("%s.", msg);
- return -1;
- }
- static int
- in_range_p (Expr_Node *exp, int from, int to, unsigned int mask)
- {
- int val = EXPR_VALUE (exp);
- if (exp->type != Expr_Node_Constant)
- return 0;
- if (val < from || val > to)
- return 0;
- return (val & mask) == 0;
- }
- extern int yylex (void);
- #define imm3(x) EXPR_VALUE (x)
- #define imm4(x) EXPR_VALUE (x)
- #define uimm4(x) EXPR_VALUE (x)
- #define imm5(x) EXPR_VALUE (x)
- #define uimm5(x) EXPR_VALUE (x)
- #define imm6(x) EXPR_VALUE (x)
- #define imm7(x) EXPR_VALUE (x)
- #define uimm8(x) EXPR_VALUE (x)
- #define imm16(x) EXPR_VALUE (x)
- #define uimm16s4(x) ((EXPR_VALUE (x)) >> 2)
- #define uimm16(x) EXPR_VALUE (x)
- /* Return true if a value is inside a range. */
- #define IN_RANGE(x, low, high) \
- (((EXPR_VALUE(x)) >= (low)) && (EXPR_VALUE(x)) <= ((high)))
- /* Auxiliary functions. */
- static int
- valid_dreg_pair (Register *reg1, Expr_Node *reg2)
- {
- if (!IS_DREG (*reg1))
- {
- yyerror ("Dregs expected");
- return 0;
- }
- if (reg1->regno != 1 && reg1->regno != 3)
- {
- yyerror ("Bad register pair");
- return 0;
- }
- if (imm7 (reg2) != reg1->regno - 1)
- {
- yyerror ("Bad register pair");
- return 0;
- }
- reg1->regno--;
- return 1;
- }
- static int
- check_multiply_halfregs (Macfunc *aa, Macfunc *ab)
- {
- if ((!REG_EQUAL (aa->s0, ab->s0) && !REG_EQUAL (aa->s0, ab->s1))
- || (!REG_EQUAL (aa->s1, ab->s1) && !REG_EQUAL (aa->s1, ab->s0)))
- return yyerror ("Source multiplication register mismatch");
- return 0;
- }
- /* Check mac option. */
- static int
- check_macfunc_option (Macfunc *a, Opt_mode *opt)
- {
- /* Default option is always valid. */
- if (opt->mod == 0)
- return 0;
- if ((a->w == 1 && a->P == 1
- && opt->mod != M_FU && opt->mod != M_IS && opt->mod != M_IU
- && opt->mod != M_S2RND && opt->mod != M_ISS2)
- || (a->w == 1 && a->P == 0
- && opt->mod != M_FU && opt->mod != M_IS && opt->mod != M_IU
- && opt->mod != M_T && opt->mod != M_TFU && opt->mod != M_S2RND
- && opt->mod != M_ISS2 && opt->mod != M_IH)
- || (a->w == 0 && a->P == 0
- && opt->mod != M_FU && opt->mod != M_IS && opt->mod != M_W32))
- return -1;
- return 0;
- }
- /* Check (vector) mac funcs and ops. */
- static int
- check_macfuncs (Macfunc *aa, Opt_mode *opa,
- Macfunc *ab, Opt_mode *opb)
- {
- /* Variables for swapping. */
- Macfunc mtmp;
- Opt_mode otmp;
- /* The option mode should be put at the end of the second instruction
- of the vector except M, which should follow MAC1 instruction. */
- if (opa->mod != 0)
- return yyerror ("Bad opt mode");
- /* If a0macfunc comes before a1macfunc, swap them. */
- if (aa->n == 0)
- {
- /* (M) is not allowed here. */
- if (opa->MM != 0)
- return yyerror ("(M) not allowed with A0MAC");
- if (ab->n != 1)
- return yyerror ("Vector AxMACs can't be same");
- mtmp = *aa; *aa = *ab; *ab = mtmp;
- otmp = *opa; *opa = *opb; *opb = otmp;
- }
- else
- {
- if (opb->MM != 0)
- return yyerror ("(M) not allowed with A0MAC");
- if (ab->n != 0)
- return yyerror ("Vector AxMACs can't be same");
- }
- /* If both ops are one of 0, 1, or 2, we have multiply_halfregs in both
- assignment_or_macfuncs. */
- if ((aa->op == 0 || aa->op == 1 || aa->op == 2)
- && (ab->op == 0 || ab->op == 1 || ab->op == 2))
- {
- if (check_multiply_halfregs (aa, ab) < 0)
- return -1;
- }
- else
- {
- /* Only one of the assign_macfuncs has a half reg multiply
- Evil trick: Just 'OR' their source register codes:
- We can do that, because we know they were initialized to 0
- in the rules that don't use multiply_halfregs. */
- aa->s0.regno |= (ab->s0.regno & CODE_MASK);
- aa->s1.regno |= (ab->s1.regno & CODE_MASK);
- }
- if (aa->w == ab->w && aa->P != ab->P)
- return yyerror ("Destination Dreg sizes (full or half) must match");
- if (aa->w && ab->w)
- {
- if (aa->P && (aa->dst.regno - ab->dst.regno) != 1)
- return yyerror ("Destination Dregs (full) must differ by one");
- if (!aa->P && aa->dst.regno != ab->dst.regno)
- return yyerror ("Destination Dregs (half) must match");
- }
- /* Make sure mod flags get ORed, too. */
- opb->mod |= opa->mod;
- /* Check option. */
- if (check_macfunc_option (aa, opb) < 0
- && check_macfunc_option (ab, opb) < 0)
- return yyerror ("bad option");
- /* Make sure first macfunc has got both P flags ORed. */
- aa->P |= ab->P;
- return 0;
- }
- static int
- is_group1 (INSTR_T x)
- {
- /* Group1 is dpsLDST, LDSTpmod, LDST, LDSTiiFP, LDSTii. */
- if ((x->value & 0xc000) == 0x8000 || (x->value == 0x0000))
- return 1;
- return 0;
- }
- static int
- is_group2 (INSTR_T x)
- {
- if ((((x->value & 0xfc00) == 0x9c00) /* dspLDST. */
- && !((x->value & 0xfde0) == 0x9c60) /* dagMODim. */
- && !((x->value & 0xfde0) == 0x9ce0) /* dagMODim with bit rev. */
- && !((x->value & 0xfde0) == 0x9d60)) /* pick dagMODik. */
- || (x->value == 0x0000))
- return 1;
- return 0;
- }
- static int
- is_store (INSTR_T x)
- {
- if (!x)
- return 0;
- if ((x->value & 0xf000) == 0x8000)
- {
- int aop = ((x->value >> 9) & 0x3);
- int w = ((x->value >> 11) & 0x1);
- if (!w || aop == 3)
- return 0;
- return 1;
- }
- if (((x->value & 0xFF60) == 0x9E60) || /* dagMODim_0 */
- ((x->value & 0xFFF0) == 0x9F60)) /* dagMODik_0 */
- return 0;
- /* decode_dspLDST_0 */
- if ((x->value & 0xFC00) == 0x9C00)
- {
- int w = ((x->value >> 9) & 0x1);
- if (w)
- return 1;
- }
- return 0;
- }
- static INSTR_T
- gen_multi_instr_1 (INSTR_T dsp32, INSTR_T dsp16_grp1, INSTR_T dsp16_grp2)
- {
- int mask1 = dsp32 ? insn_regmask (dsp32->value, dsp32->next->value) : 0;
- int mask2 = dsp16_grp1 ? insn_regmask (dsp16_grp1->value, 0) : 0;
- int mask3 = dsp16_grp2 ? insn_regmask (dsp16_grp2->value, 0) : 0;
- if ((mask1 & mask2) || (mask1 & mask3) || (mask2 & mask3))
- yyerror ("resource conflict in multi-issue instruction");
- /* Anomaly 05000074 */
- if (ENABLE_AC_05000074
- && dsp32 != NULL && dsp16_grp1 != NULL
- && (dsp32->value & 0xf780) == 0xc680
- && ((dsp16_grp1->value & 0xfe40) == 0x9240
- || (dsp16_grp1->value & 0xfe08) == 0xba08
- || (dsp16_grp1->value & 0xfc00) == 0xbc00))
- yyerror ("anomaly 05000074 - Multi-Issue Instruction with \
- dsp32shiftimm in slot1 and P-reg Store in slot2 Not Supported");
- if (is_store (dsp16_grp1) && is_store (dsp16_grp2))
- yyerror ("Only one instruction in multi-issue instruction can be a store");
- return bfin_gen_multi_instr (dsp32, dsp16_grp1, dsp16_grp2);
- }
- %}
- %union {
- INSTR_T instr;
- Expr_Node *expr;
- SYMBOL_T symbol;
- long value;
- Register reg;
- Macfunc macfunc;
- struct { int r0; int s0; int x0; int aop; } modcodes;
- struct { int r0; } r0;
- Opt_mode mod;
- }
- /* Tokens. */
- /* Vector Specific. */
- %token BYTEOP16P BYTEOP16M
- %token BYTEOP1P BYTEOP2P BYTEOP3P
- %token BYTEUNPACK BYTEPACK
- %token PACK
- %token SAA
- %token ALIGN8 ALIGN16 ALIGN24
- %token VIT_MAX
- %token EXTRACT DEPOSIT EXPADJ SEARCH
- %token ONES SIGN SIGNBITS
- /* Stack. */
- %token LINK UNLINK
- /* Registers. */
- %token REG
- %token PC
- %token CCREG BYTE_DREG
- %token REG_A_DOUBLE_ZERO REG_A_DOUBLE_ONE
- %token A_ZERO_DOT_L A_ZERO_DOT_H A_ONE_DOT_L A_ONE_DOT_H
- %token HALF_REG
- /* Progctrl. */
- %token NOP
- %token RTI RTS RTX RTN RTE
- %token HLT IDLE
- %token STI CLI
- %token CSYNC SSYNC
- %token EMUEXCPT
- %token RAISE EXCPT
- %token LSETUP
- %token LOOP
- %token LOOP_BEGIN
- %token LOOP_END
- %token DISALGNEXCPT
- %token JUMP JUMP_DOT_S JUMP_DOT_L
- %token CALL
- /* Emulator only. */
- %token ABORT
- /* Operators. */
- %token NOT TILDA BANG
- %token AMPERSAND BAR
- %token PERCENT
- %token CARET
- %token BXOR
- %token MINUS PLUS STAR SLASH
- %token NEG
- %token MIN MAX ABS
- %token DOUBLE_BAR
- %token _PLUS_BAR_PLUS _PLUS_BAR_MINUS _MINUS_BAR_PLUS _MINUS_BAR_MINUS
- %token _MINUS_MINUS _PLUS_PLUS
- /* Shift/rotate ops. */
- %token SHIFT LSHIFT ASHIFT BXORSHIFT
- %token _GREATER_GREATER_GREATER_THAN_ASSIGN
- %token ROT
- %token LESS_LESS GREATER_GREATER
- %token _GREATER_GREATER_GREATER
- %token _LESS_LESS_ASSIGN _GREATER_GREATER_ASSIGN
- %token DIVS DIVQ
- /* In place operators. */
- %token ASSIGN _STAR_ASSIGN
- %token _BAR_ASSIGN _CARET_ASSIGN _AMPERSAND_ASSIGN
- %token _MINUS_ASSIGN _PLUS_ASSIGN
- /* Assignments, comparisons. */
- %token _ASSIGN_BANG _LESS_THAN_ASSIGN _ASSIGN_ASSIGN
- %token GE LT LE GT
- %token LESS_THAN
- /* Cache. */
- %token FLUSHINV FLUSH
- %token IFLUSH PREFETCH
- /* Misc. */
- %token PRNT
- %token OUTC
- %token WHATREG
- %token TESTSET
- /* Modifiers. */
- %token ASL ASR
- %token B W
- %token NS S CO SCO
- %token TH TL
- %token BP
- %token BREV
- %token X Z
- %token M MMOD
- %token R RND RNDL RNDH RND12 RND20
- %token V
- %token LO HI
- /* Bit ops. */
- %token BITTGL BITCLR BITSET BITTST BITMUX
- /* Debug. */
- %token DBGAL DBGAH DBGHALT DBG DBGA DBGCMPLX
- /* Semantic auxiliaries. */
- %token IF COMMA BY
- %token COLON SEMICOLON
- %token RPAREN LPAREN LBRACK RBRACK
- %token STATUS_REG
- %token MNOP
- %token SYMBOL NUMBER
- %token GOT GOT17M4 FUNCDESC_GOT17M4
- %token AT PLTPC
- /* Types. */
- %type <instr> asm
- %type <value> MMOD
- %type <mod> opt_mode
- %type <value> NUMBER
- %type <r0> aligndir
- %type <modcodes> byteop_mod
- %type <reg> a_assign
- %type <reg> a_plusassign
- %type <reg> a_minusassign
- %type <macfunc> multiply_halfregs
- %type <macfunc> assign_macfunc
- %type <macfunc> a_macfunc
- %type <expr> expr_1
- %type <instr> asm_1
- %type <r0> vmod
- %type <modcodes> vsmod
- %type <modcodes> ccstat
- %type <r0> cc_op
- %type <reg> CCREG
- %type <reg> reg_with_postinc
- %type <reg> reg_with_predec
- %type <r0> searchmod
- %type <expr> symbol
- %type <symbol> SYMBOL
- %type <expr> eterm
- %type <reg> REG
- %type <reg> BYTE_DREG
- %type <reg> REG_A_DOUBLE_ZERO
- %type <reg> REG_A_DOUBLE_ONE
- %type <reg> REG_A
- %type <reg> STATUS_REG
- %type <expr> expr
- %type <r0> xpmod
- %type <r0> xpmod1
- %type <modcodes> smod
- %type <modcodes> b3_op
- %type <modcodes> rnd_op
- %type <modcodes> post_op
- %type <reg> HALF_REG
- %type <r0> iu_or_nothing
- %type <r0> plus_minus
- %type <r0> asr_asl
- %type <r0> asr_asl_0
- %type <modcodes> sco
- %type <modcodes> amod0
- %type <modcodes> amod1
- %type <modcodes> amod2
- %type <r0> op_bar_op
- %type <r0> w32_or_nothing
- %type <r0> c_align
- %type <r0> min_max
- %type <expr> got
- %type <expr> got_or_expr
- %type <expr> pltpc
- %type <value> any_gotrel GOT GOT17M4 FUNCDESC_GOT17M4
- /* Precedence rules. */
- %left BAR
- %left CARET
- %left AMPERSAND
- %left LESS_LESS GREATER_GREATER
- %left PLUS MINUS
- %left STAR SLASH PERCENT
- %right ASSIGN
- %right TILDA BANG
- %start statement
- %%
- statement:
- | asm
- {
- insn = $1;
- if (insn == (INSTR_T) 0)
- return NO_INSN_GENERATED;
- else if (insn == (INSTR_T) - 1)
- return SEMANTIC_ERROR;
- else
- return INSN_GENERATED;
- }
- ;
- asm: asm_1 SEMICOLON
- /* Parallel instructions. */
- | asm_1 DOUBLE_BAR asm_1 DOUBLE_BAR asm_1 SEMICOLON
- {
- if (($1->value & 0xf800) == 0xc000)
- {
- if (is_group1 ($3) && is_group2 ($5))
- $$ = gen_multi_instr_1 ($1, $3, $5);
- else if (is_group2 ($3) && is_group1 ($5))
- $$ = gen_multi_instr_1 ($1, $5, $3);
- else
- return yyerror ("Wrong 16 bit instructions groups, slot 2 and slot 3 must be 16-bit instruction group");
- }
- else if (($3->value & 0xf800) == 0xc000)
- {
- if (is_group1 ($1) && is_group2 ($5))
- $$ = gen_multi_instr_1 ($3, $1, $5);
- else if (is_group2 ($1) && is_group1 ($5))
- $$ = gen_multi_instr_1 ($3, $5, $1);
- else
- return yyerror ("Wrong 16 bit instructions groups, slot 1 and slot 3 must be 16-bit instruction group");
- }
- else if (($5->value & 0xf800) == 0xc000)
- {
- if (is_group1 ($1) && is_group2 ($3))
- $$ = gen_multi_instr_1 ($5, $1, $3);
- else if (is_group2 ($1) && is_group1 ($3))
- $$ = gen_multi_instr_1 ($5, $3, $1);
- else
- return yyerror ("Wrong 16 bit instructions groups, slot 1 and slot 2 must be 16-bit instruction group");
- }
- else
- error ("\nIllegal Multi Issue Construct, at least any one of the slot must be DSP32 instruction group\n");
- }
- | asm_1 DOUBLE_BAR asm_1 SEMICOLON
- {
- if (($1->value & 0xf800) == 0xc000)
- {
- if (is_group1 ($3))
- $$ = gen_multi_instr_1 ($1, $3, 0);
- else if (is_group2 ($3))
- $$ = gen_multi_instr_1 ($1, 0, $3);
- else
- return yyerror ("Wrong 16 bit instructions groups, slot 2 must be the 16-bit instruction group");
- }
- else if (($3->value & 0xf800) == 0xc000)
- {
- if (is_group1 ($1))
- $$ = gen_multi_instr_1 ($3, $1, 0);
- else if (is_group2 ($1))
- $$ = gen_multi_instr_1 ($3, 0, $1);
- else
- return yyerror ("Wrong 16 bit instructions groups, slot 1 must be the 16-bit instruction group");
- }
- else if (is_group1 ($1) && is_group2 ($3))
- $$ = gen_multi_instr_1 (0, $1, $3);
- else if (is_group2 ($1) && is_group1 ($3))
- $$ = gen_multi_instr_1 (0, $3, $1);
- else
- return yyerror ("Wrong 16 bit instructions groups, slot 1 and slot 2 must be the 16-bit instruction group");
- }
- | error
- {
- $$ = 0;
- yyerror ("");
- yyerrok;
- }
- ;
- /* DSPMAC. */
- asm_1:
- MNOP
- {
- $$ = DSP32MAC (3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 0, 0);
- }
- | assign_macfunc opt_mode
- {
- int op0, op1;
- int w0 = 0, w1 = 0;
- int h00, h10, h01, h11;
- if (check_macfunc_option (&$1, &$2) < 0)
- return yyerror ("bad option");
- if ($1.n == 0)
- {
- if ($2.MM)
- return yyerror ("(m) not allowed with a0 unit");
- op1 = 3;
- op0 = $1.op;
- w1 = 0;
- w0 = $1.w;
- h00 = IS_H ($1.s0);
- h10 = IS_H ($1.s1);
- h01 = h11 = 0;
- }
- else
- {
- op1 = $1.op;
- op0 = 3;
- w1 = $1.w;
- w0 = 0;
- h00 = h10 = 0;
- h01 = IS_H ($1.s0);
- h11 = IS_H ($1.s1);
- }
- $$ = DSP32MAC (op1, $2.MM, $2.mod, w1, $1.P, h01, h11, h00, h10,
- &$1.dst, op0, &$1.s0, &$1.s1, w0);
- }
- /* VECTOR MACs. */
- | assign_macfunc opt_mode COMMA assign_macfunc opt_mode
- {
- Register *dst;
- if (check_macfuncs (&$1, &$2, &$4, &$5) < 0)
- return -1;
- notethat ("assign_macfunc (.), assign_macfunc (.)\n");
- if ($1.w)
- dst = &$1.dst;
- else
- dst = &$4.dst;
- $$ = DSP32MAC ($1.op, $2.MM, $5.mod, $1.w, $1.P,
- IS_H ($1.s0), IS_H ($1.s1), IS_H ($4.s0), IS_H ($4.s1),
- dst, $4.op, &$1.s0, &$1.s1, $4.w);
- }
- /* DSPALU. */
- | DISALGNEXCPT
- {
- notethat ("dsp32alu: DISALGNEXCPT\n");
- $$ = DSP32ALU (18, 0, 0, 0, 0, 0, 0, 0, 3);
- }
- | REG ASSIGN LPAREN a_plusassign REG_A RPAREN
- {
- if (IS_DREG ($1) && !IS_A1 ($4) && IS_A1 ($5))
- {
- notethat ("dsp32alu: dregs = ( A0 += A1 )\n");
- $$ = DSP32ALU (11, 0, 0, &$1, ®7, ®7, 0, 0, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | HALF_REG ASSIGN LPAREN a_plusassign REG_A RPAREN
- {
- if (!IS_A1 ($4) && IS_A1 ($5))
- {
- notethat ("dsp32alu: dregs_half = ( A0 += A1 )\n");
- $$ = DSP32ALU (11, IS_H ($1), 0, &$1, ®7, ®7, 0, 0, 1);
- }
- else
- return yyerror ("Register mismatch");
- }
- | A_ZERO_DOT_H ASSIGN HALF_REG
- {
- notethat ("dsp32alu: A_ZERO_DOT_H = dregs_hi\n");
- $$ = DSP32ALU (9, IS_H ($3), 0, 0, &$3, 0, 0, 0, 0);
- }
- | A_ONE_DOT_H ASSIGN HALF_REG
- {
- notethat ("dsp32alu: A_ZERO_DOT_H = dregs_hi\n");
- $$ = DSP32ALU (9, IS_H ($3), 0, 0, &$3, 0, 0, 0, 2);
- }
- | LPAREN REG COMMA REG RPAREN ASSIGN BYTEOP16P LPAREN REG
- COLON expr COMMA REG COLON expr RPAREN aligndir
- {
- if (!IS_DREG ($2) || !IS_DREG ($4))
- return yyerror ("Dregs expected");
- else if (REG_SAME ($2, $4))
- return yyerror ("Illegal dest register combination");
- else if (!valid_dreg_pair (&$9, $11))
- return yyerror ("Bad dreg pair");
- else if (!valid_dreg_pair (&$13, $15))
- return yyerror ("Bad dreg pair");
- else
- {
- notethat ("dsp32alu: (dregs , dregs ) = BYTEOP16P (dregs_pair , dregs_pair ) (aligndir)\n");
- $$ = DSP32ALU (21, 0, &$2, &$4, &$9, &$13, $17.r0, 0, 0);
- }
- }
- | LPAREN REG COMMA REG RPAREN ASSIGN BYTEOP16M LPAREN REG COLON expr COMMA
- REG COLON expr RPAREN aligndir
- {
- if (!IS_DREG ($2) || !IS_DREG ($4))
- return yyerror ("Dregs expected");
- else if (REG_SAME ($2, $4))
- return yyerror ("Illegal dest register combination");
- else if (!valid_dreg_pair (&$9, $11))
- return yyerror ("Bad dreg pair");
- else if (!valid_dreg_pair (&$13, $15))
- return yyerror ("Bad dreg pair");
- else
- {
- notethat ("dsp32alu: (dregs , dregs ) = BYTEOP16M (dregs_pair , dregs_pair ) (aligndir)\n");
- $$ = DSP32ALU (21, 0, &$2, &$4, &$9, &$13, $17.r0, 0, 1);
- }
- }
- | LPAREN REG COMMA REG RPAREN ASSIGN BYTEUNPACK REG COLON expr aligndir
- {
- if (!IS_DREG ($2) || !IS_DREG ($4))
- return yyerror ("Dregs expected");
- else if (REG_SAME ($2, $4))
- return yyerror ("Illegal dest register combination");
- else if (!valid_dreg_pair (&$8, $10))
- return yyerror ("Bad dreg pair");
- else
- {
- notethat ("dsp32alu: (dregs , dregs ) = BYTEUNPACK dregs_pair (aligndir)\n");
- $$ = DSP32ALU (24, 0, &$2, &$4, &$8, 0, $11.r0, 0, 1);
- }
- }
- | LPAREN REG COMMA REG RPAREN ASSIGN SEARCH REG LPAREN searchmod RPAREN
- {
- if (REG_SAME ($2, $4))
- return yyerror ("Illegal dest register combination");
- if (IS_DREG ($2) && IS_DREG ($4) && IS_DREG ($8))
- {
- notethat ("dsp32alu: (dregs , dregs ) = SEARCH dregs (searchmod)\n");
- $$ = DSP32ALU (13, 0, &$2, &$4, &$8, 0, 0, 0, $10.r0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN A_ONE_DOT_L PLUS A_ONE_DOT_H COMMA
- REG ASSIGN A_ZERO_DOT_L PLUS A_ZERO_DOT_H
- {
- if (REG_SAME ($1, $7))
- return yyerror ("Illegal dest register combination");
- if (IS_DREG ($1) && IS_DREG ($7))
- {
- notethat ("dsp32alu: dregs = A1.l + A1.h, dregs = A0.l + A0.h \n");
- $$ = DSP32ALU (12, 0, &$1, &$7, ®7, ®7, 0, 0, 1);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN REG_A PLUS REG_A COMMA REG ASSIGN REG_A MINUS REG_A amod1
- {
- if (REG_SAME ($1, $7))
- return yyerror ("Resource conflict in dest reg");
- if (IS_DREG ($1) && IS_DREG ($7) && !REG_SAME ($3, $5)
- && IS_A1 ($9) && !IS_A1 ($11))
- {
- notethat ("dsp32alu: dregs = A1 + A0 , dregs = A1 - A0 (amod1)\n");
- $$ = DSP32ALU (17, 0, &$1, &$7, ®7, ®7, $12.s0, $12.x0, 0);
- }
- else if (IS_DREG ($1) && IS_DREG ($7) && !REG_SAME ($3, $5)
- && !IS_A1 ($9) && IS_A1 ($11))
- {
- notethat ("dsp32alu: dregs = A0 + A1 , dregs = A0 - A1 (amod1)\n");
- $$ = DSP32ALU (17, 0, &$1, &$7, ®7, ®7, $12.s0, $12.x0, 1);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN REG plus_minus REG COMMA REG ASSIGN REG plus_minus REG amod1
- {
- if ($4.r0 == $10.r0)
- return yyerror ("Operators must differ");
- if (IS_DREG ($1) && IS_DREG ($3) && IS_DREG ($5)
- && REG_SAME ($3, $9) && REG_SAME ($5, $11))
- {
- notethat ("dsp32alu: dregs = dregs + dregs,"
- "dregs = dregs - dregs (amod1)\n");
- $$ = DSP32ALU (4, 0, &$1, &$7, &$3, &$5, $12.s0, $12.x0, 2);
- }
- else
- return yyerror ("Register mismatch");
- }
- /* Bar Operations. */
- | REG ASSIGN REG op_bar_op REG COMMA REG ASSIGN REG op_bar_op REG amod2
- {
- if (!REG_SAME ($3, $9) || !REG_SAME ($5, $11))
- return yyerror ("Differing source registers");
- if (!IS_DREG ($1) || !IS_DREG ($3) || !IS_DREG ($5) || !IS_DREG ($7))
- return yyerror ("Dregs expected");
- if (REG_SAME ($1, $7))
- return yyerror ("Resource conflict in dest reg");
- if ($4.r0 == 1 && $10.r0 == 2)
- {
- notethat ("dsp32alu: dregs = dregs .|. dregs , dregs = dregs .|. dregs (amod2)\n");
- $$ = DSP32ALU (1, 1, &$1, &$7, &$3, &$5, $12.s0, $12.x0, $12.r0);
- }
- else if ($4.r0 == 0 && $10.r0 == 3)
- {
- notethat ("dsp32alu: dregs = dregs .|. dregs , dregs = dregs .|. dregs (amod2)\n");
- $$ = DSP32ALU (1, 0, &$1, &$7, &$3, &$5, $12.s0, $12.x0, $12.r0);
- }
- else
- return yyerror ("Bar operand mismatch");
- }
- | REG ASSIGN ABS REG vmod
- {
- int op;
- if (IS_DREG ($1) && IS_DREG ($4))
- {
- if ($5.r0)
- {
- notethat ("dsp32alu: dregs = ABS dregs (v)\n");
- op = 6;
- }
- else
- {
- /* Vector version of ABS. */
- notethat ("dsp32alu: dregs = ABS dregs\n");
- op = 7;
- }
- $$ = DSP32ALU (op, 0, 0, &$1, &$4, 0, 0, 0, 2);
- }
- else
- return yyerror ("Dregs expected");
- }
- | a_assign ABS REG_A
- {
- notethat ("dsp32alu: Ax = ABS Ax\n");
- $$ = DSP32ALU (16, IS_A1 ($1), 0, 0, ®7, ®7, 0, 0, IS_A1 ($3));
- }
- | A_ZERO_DOT_L ASSIGN HALF_REG
- {
- if (IS_DREG_L ($3))
- {
- notethat ("dsp32alu: A0.l = reg_half\n");
- $$ = DSP32ALU (9, IS_H ($3), 0, 0, &$3, 0, 0, 0, 0);
- }
- else
- return yyerror ("A0.l = Rx.l expected");
- }
- | A_ONE_DOT_L ASSIGN HALF_REG
- {
- if (IS_DREG_L ($3))
- {
- notethat ("dsp32alu: A1.l = reg_half\n");
- $$ = DSP32ALU (9, IS_H ($3), 0, 0, &$3, 0, 0, 0, 2);
- }
- else
- return yyerror ("A1.l = Rx.l expected");
- }
- | REG ASSIGN c_align LPAREN REG COMMA REG RPAREN
- {
- if (IS_DREG ($1) && IS_DREG ($5) && IS_DREG ($7))
- {
- notethat ("dsp32shift: dregs = ALIGN8 (dregs , dregs )\n");
- $$ = DSP32SHIFT (13, &$1, &$7, &$5, $3.r0, 0);
- }
- else
- return yyerror ("Dregs expected");
- }
- | REG ASSIGN BYTEOP1P LPAREN REG COLON expr COMMA REG COLON expr RPAREN byteop_mod
- {
- if (!IS_DREG ($1))
- return yyerror ("Dregs expected");
- else if (!valid_dreg_pair (&$5, $7))
- return yyerror ("Bad dreg pair");
- else if (!valid_dreg_pair (&$9, $11))
- return yyerror ("Bad dreg pair");
- else
- {
- notethat ("dsp32alu: dregs = BYTEOP1P (dregs_pair , dregs_pair ) (T)\n");
- $$ = DSP32ALU (20, 0, 0, &$1, &$5, &$9, $13.s0, 0, $13.r0);
- }
- }
- | REG ASSIGN BYTEOP1P LPAREN REG COLON expr COMMA REG COLON expr RPAREN
- {
- if (!IS_DREG ($1))
- return yyerror ("Dregs expected");
- else if (!valid_dreg_pair (&$5, $7))
- return yyerror ("Bad dreg pair");
- else if (!valid_dreg_pair (&$9, $11))
- return yyerror ("Bad dreg pair");
- else
- {
- notethat ("dsp32alu: dregs = BYTEOP1P (dregs_pair , dregs_pair ) (T)\n");
- $$ = DSP32ALU (20, 0, 0, &$1, &$5, &$9, 0, 0, 0);
- }
- }
- | REG ASSIGN BYTEOP2P LPAREN REG COLON expr COMMA REG COLON expr RPAREN
- rnd_op
- {
- if (!IS_DREG ($1))
- return yyerror ("Dregs expected");
- else if (!valid_dreg_pair (&$5, $7))
- return yyerror ("Bad dreg pair");
- else if (!valid_dreg_pair (&$9, $11))
- return yyerror ("Bad dreg pair");
- else
- {
- notethat ("dsp32alu: dregs = BYTEOP2P (dregs_pair , dregs_pair ) (rnd_op)\n");
- $$ = DSP32ALU (22, $13.r0, 0, &$1, &$5, &$9, $13.s0, $13.x0, $13.aop);
- }
- }
- | REG ASSIGN BYTEOP3P LPAREN REG COLON expr COMMA REG COLON expr RPAREN
- b3_op
- {
- if (!IS_DREG ($1))
- return yyerror ("Dregs expected");
- else if (!valid_dreg_pair (&$5, $7))
- return yyerror ("Bad dreg pair");
- else if (!valid_dreg_pair (&$9, $11))
- return yyerror ("Bad dreg pair");
- else
- {
- notethat ("dsp32alu: dregs = BYTEOP3P (dregs_pair , dregs_pair ) (b3_op)\n");
- $$ = DSP32ALU (23, $13.x0, 0, &$1, &$5, &$9, $13.s0, 0, 0);
- }
- }
- | REG ASSIGN BYTEPACK LPAREN REG COMMA REG RPAREN
- {
- if (IS_DREG ($1) && IS_DREG ($5) && IS_DREG ($7))
- {
- notethat ("dsp32alu: dregs = BYTEPACK (dregs , dregs )\n");
- $$ = DSP32ALU (24, 0, 0, &$1, &$5, &$7, 0, 0, 0);
- }
- else
- return yyerror ("Dregs expected");
- }
- | HALF_REG ASSIGN HALF_REG ASSIGN SIGN LPAREN HALF_REG RPAREN STAR
- HALF_REG PLUS SIGN LPAREN HALF_REG RPAREN STAR HALF_REG
- {
- if (IS_HCOMPL ($1, $3) && IS_HCOMPL ($7, $14) && IS_HCOMPL ($10, $17))
- {
- notethat ("dsp32alu: dregs_hi = dregs_lo ="
- "SIGN (dregs_hi) * dregs_hi + "
- "SIGN (dregs_lo) * dregs_lo \n");
- $$ = DSP32ALU (12, 0, 0, &$1, &$7, &$10, 0, 0, 0);
- }
- else
- return yyerror ("Dregs expected");
- }
- | REG ASSIGN REG plus_minus REG amod1
- {
- if (IS_DREG ($1) && IS_DREG ($3) && IS_DREG ($5))
- {
- if ($6.aop == 0)
- {
- /* No saturation flag specified, generate the 16 bit variant. */
- notethat ("COMP3op: dregs = dregs +- dregs\n");
- $$ = COMP3OP (&$1, &$3, &$5, $4.r0);
- }
- else
- {
- /* Saturation flag specified, generate the 32 bit variant. */
- notethat ("dsp32alu: dregs = dregs +- dregs (amod1)\n");
- $$ = DSP32ALU (4, 0, 0, &$1, &$3, &$5, $6.s0, $6.x0, $4.r0);
- }
- }
- else
- if (IS_PREG ($1) && IS_PREG ($3) && IS_PREG ($5) && $4.r0 == 0)
- {
- notethat ("COMP3op: pregs = pregs + pregs\n");
- $$ = COMP3OP (&$1, &$3, &$5, 5);
- }
- else
- return yyerror ("Dregs expected");
- }
- | REG ASSIGN min_max LPAREN REG COMMA REG RPAREN vmod
- {
- int op;
- if (IS_DREG ($1) && IS_DREG ($5) && IS_DREG ($7))
- {
- if ($9.r0)
- op = 6;
- else
- op = 7;
- notethat ("dsp32alu: dregs = {MIN|MAX} (dregs, dregs)\n");
- $$ = DSP32ALU (op, 0, 0, &$1, &$5, &$7, 0, 0, $3.r0);
- }
- else
- return yyerror ("Dregs expected");
- }
- | a_assign MINUS REG_A
- {
- notethat ("dsp32alu: Ax = - Ax\n");
- $$ = DSP32ALU (14, IS_A1 ($1), 0, 0, ®7, ®7, 0, 0, IS_A1 ($3));
- }
- | HALF_REG ASSIGN HALF_REG plus_minus HALF_REG amod1
- {
- notethat ("dsp32alu: dregs_lo = dregs_lo +- dregs_lo (amod1)\n");
- $$ = DSP32ALU (2 | $4.r0, IS_H ($1), 0, &$1, &$3, &$5,
- $6.s0, $6.x0, HL2 ($3, $5));
- }
- | a_assign a_assign expr
- {
- if (EXPR_VALUE ($3) == 0 && !REG_SAME ($1, $2))
- {
- notethat ("dsp32alu: A1 = A0 = 0\n");
- $$ = DSP32ALU (8, 0, 0, 0, ®7, ®7, 0, 0, 2);
- }
- else
- return yyerror ("Bad value, 0 expected");
- }
- /* Saturating. */
- | a_assign REG_A LPAREN S RPAREN
- {
- if (REG_SAME ($1, $2))
- {
- notethat ("dsp32alu: Ax = Ax (S)\n");
- $$ = DSP32ALU (8, 0, 0, 0, ®7, ®7, 1, 0, IS_A1 ($1));
- }
- else
- return yyerror ("Registers must be equal");
- }
- | HALF_REG ASSIGN REG LPAREN RND RPAREN
- {
- if (IS_DREG ($3))
- {
- notethat ("dsp32alu: dregs_half = dregs (RND)\n");
- $$ = DSP32ALU (12, IS_H ($1), 0, &$1, &$3, 0, 0, 0, 3);
- }
- else
- return yyerror ("Dregs expected");
- }
- | HALF_REG ASSIGN REG plus_minus REG LPAREN RND12 RPAREN
- {
- if (IS_DREG ($3) && IS_DREG ($5))
- {
- notethat ("dsp32alu: dregs_half = dregs (+-) dregs (RND12)\n");
- $$ = DSP32ALU (5, IS_H ($1), 0, &$1, &$3, &$5, 0, 0, $4.r0);
- }
- else
- return yyerror ("Dregs expected");
- }
- | HALF_REG ASSIGN REG plus_minus REG LPAREN RND20 RPAREN
- {
- if (IS_DREG ($3) && IS_DREG ($5))
- {
- notethat ("dsp32alu: dregs_half = dregs -+ dregs (RND20)\n");
- $$ = DSP32ALU (5, IS_H ($1), 0, &$1, &$3, &$5, 0, 1, $4.r0 | 2);
- }
- else
- return yyerror ("Dregs expected");
- }
- | a_assign REG_A
- {
- if (!REG_SAME ($1, $2))
- {
- notethat ("dsp32alu: An = Am\n");
- $$ = DSP32ALU (8, 0, 0, 0, ®7, ®7, IS_A1 ($1), 0, 3);
- }
- else
- return yyerror ("Accu reg arguments must differ");
- }
- | a_assign REG
- {
- if (IS_DREG ($2))
- {
- notethat ("dsp32alu: An = dregs\n");
- $$ = DSP32ALU (9, 0, 0, 0, &$2, 0, 1, 0, IS_A1 ($1) << 1);
- }
- else
- return yyerror ("Dregs expected");
- }
- | REG ASSIGN HALF_REG xpmod
- {
- if (!IS_H ($3))
- {
- if ($1.regno == REG_A0x && IS_DREG ($3))
- {
- notethat ("dsp32alu: A0.x = dregs_lo\n");
- $$ = DSP32ALU (9, 0, 0, 0, &$3, 0, 0, 0, 1);
- }
- else if ($1.regno == REG_A1x && IS_DREG ($3))
- {
- notethat ("dsp32alu: A1.x = dregs_lo\n");
- $$ = DSP32ALU (9, 0, 0, 0, &$3, 0, 0, 0, 3);
- }
- else if (IS_DREG ($1) && IS_DREG ($3))
- {
- notethat ("ALU2op: dregs = dregs_lo\n");
- $$ = ALU2OP (&$1, &$3, 10 | ($4.r0 ? 0: 1));
- }
- else
- return yyerror ("Register mismatch");
- }
- else
- return yyerror ("Low reg expected");
- }
- | HALF_REG ASSIGN expr
- {
- notethat ("LDIMMhalf: pregs_half = imm16\n");
- if (!IS_DREG ($1) && !IS_PREG ($1) && !IS_IREG ($1)
- && !IS_MREG ($1) && !IS_BREG ($1) && !IS_LREG ($1))
- return yyerror ("Wrong register for load immediate");
- if (!IS_IMM ($3, 16) && !IS_UIMM ($3, 16))
- return yyerror ("Constant out of range");
- $$ = LDIMMHALF_R (&$1, IS_H ($1), 0, 0, $3);
- }
- | a_assign expr
- {
- notethat ("dsp32alu: An = 0\n");
- if (imm7 ($2) != 0)
- return yyerror ("0 expected");
- $$ = DSP32ALU (8, 0, 0, 0, 0, 0, 0, 0, IS_A1 ($1));
- }
- | REG ASSIGN expr xpmod1
- {
- if (!IS_DREG ($1) && !IS_PREG ($1) && !IS_IREG ($1)
- && !IS_MREG ($1) && !IS_BREG ($1) && !IS_LREG ($1))
- return yyerror ("Wrong register for load immediate");
- if ($4.r0 == 0)
- {
- /* 7 bit immediate value if possible.
- We will check for that constant value for efficiency
- If it goes to reloc, it will be 16 bit. */
- if (IS_CONST ($3) && IS_IMM ($3, 7) && IS_DREG ($1))
- {
- notethat ("COMPI2opD: dregs = imm7 (x) \n");
- $$ = COMPI2OPD (&$1, imm7 ($3), 0);
- }
- else if (IS_CONST ($3) && IS_IMM ($3, 7) && IS_PREG ($1))
- {
- notethat ("COMPI2opP: pregs = imm7 (x)\n");
- $$ = COMPI2OPP (&$1, imm7 ($3), 0);
- }
- else
- {
- if (IS_CONST ($3) && !IS_IMM ($3, 16))
- return yyerror ("Immediate value out of range");
- notethat ("LDIMMhalf: regs = luimm16 (x)\n");
- /* reg, H, S, Z. */
- $$ = LDIMMHALF_R5 (&$1, 0, 1, 0, $3);
- }
- }
- else
- {
- /* (z) There is no 7 bit zero extended instruction.
- If the expr is a relocation, generate it. */
- if (IS_CONST ($3) && !IS_UIMM ($3, 16))
- return yyerror ("Immediate value out of range");
- notethat ("LDIMMhalf: regs = luimm16 (x)\n");
- /* reg, H, S, Z. */
- $$ = LDIMMHALF_R5 (&$1, 0, 0, 1, $3);
- }
- }
- | HALF_REG ASSIGN REG
- {
- if (IS_H ($1))
- return yyerror ("Low reg expected");
- if (IS_DREG ($1) && $3.regno == REG_A0x)
- {
- notethat ("dsp32alu: dregs_lo = A0.x\n");
- $$ = DSP32ALU (10, 0, 0, &$1, ®7, ®7, 0, 0, 0);
- }
- else if (IS_DREG ($1) && $3.regno == REG_A1x)
- {
- notethat ("dsp32alu: dregs_lo = A1.x\n");
- $$ = DSP32ALU (10, 0, 0, &$1, ®7, ®7, 0, 0, 1);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN REG op_bar_op REG amod0
- {
- if (IS_DREG ($1) && IS_DREG ($3) && IS_DREG ($5))
- {
- notethat ("dsp32alu: dregs = dregs .|. dregs (amod0)\n");
- $$ = DSP32ALU (0, 0, 0, &$1, &$3, &$5, $6.s0, $6.x0, $4.r0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN BYTE_DREG xpmod
- {
- if (IS_DREG ($1) && IS_DREG ($3))
- {
- notethat ("ALU2op: dregs = dregs_byte\n");
- $$ = ALU2OP (&$1, &$3, 12 | ($4.r0 ? 0: 1));
- }
- else
- return yyerror ("Register mismatch");
- }
- | a_assign ABS REG_A COMMA a_assign ABS REG_A
- {
- if (REG_SAME ($1, $3) && REG_SAME ($5, $7) && !REG_SAME ($1, $5))
- {
- notethat ("dsp32alu: A1 = ABS A1 , A0 = ABS A0\n");
- $$ = DSP32ALU (16, 0, 0, 0, ®7, ®7, 0, 0, 3);
- }
- else
- return yyerror ("Register mismatch");
- }
- | a_assign MINUS REG_A COMMA a_assign MINUS REG_A
- {
- if (REG_SAME ($1, $3) && REG_SAME ($5, $7) && !REG_SAME ($1, $5))
- {
- notethat ("dsp32alu: A1 = - A1 , A0 = - A0\n");
- $$ = DSP32ALU (14, 0, 0, 0, ®7, ®7, 0, 0, 3);
- }
- else
- return yyerror ("Register mismatch");
- }
- | a_minusassign REG_A w32_or_nothing
- {
- if (!IS_A1 ($1) && IS_A1 ($2))
- {
- notethat ("dsp32alu: A0 -= A1\n");
- $$ = DSP32ALU (11, 0, 0, 0, ®7, ®7, $3.r0, 0, 3);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG _MINUS_ASSIGN expr
- {
- if (IS_IREG ($1) && EXPR_VALUE ($3) == 4)
- {
- notethat ("dagMODik: iregs -= 4\n");
- $$ = DAGMODIK (&$1, 3);
- }
- else if (IS_IREG ($1) && EXPR_VALUE ($3) == 2)
- {
- notethat ("dagMODik: iregs -= 2\n");
- $$ = DAGMODIK (&$1, 1);
- }
- else
- return yyerror ("Register or value mismatch");
- }
- | REG _PLUS_ASSIGN REG LPAREN BREV RPAREN
- {
- if (IS_IREG ($1) && IS_MREG ($3))
- {
- notethat ("dagMODim: iregs += mregs (opt_brev)\n");
- /* i, m, op, br. */
- $$ = DAGMODIM (&$1, &$3, 0, 1);
- }
- else if (IS_PREG ($1) && IS_PREG ($3))
- {
- notethat ("PTR2op: pregs += pregs (BREV )\n");
- $$ = PTR2OP (&$1, &$3, 5);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG _MINUS_ASSIGN REG
- {
- if (IS_IREG ($1) && IS_MREG ($3))
- {
- notethat ("dagMODim: iregs -= mregs\n");
- $$ = DAGMODIM (&$1, &$3, 1, 0);
- }
- else if (IS_PREG ($1) && IS_PREG ($3))
- {
- notethat ("PTR2op: pregs -= pregs\n");
- $$ = PTR2OP (&$1, &$3, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG_A _PLUS_ASSIGN REG_A w32_or_nothing
- {
- if (!IS_A1 ($1) && IS_A1 ($3))
- {
- notethat ("dsp32alu: A0 += A1 (W32)\n");
- $$ = DSP32ALU (11, 0, 0, 0, ®7, ®7, $4.r0, 0, 2);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG _PLUS_ASSIGN REG
- {
- if (IS_IREG ($1) && IS_MREG ($3))
- {
- notethat ("dagMODim: iregs += mregs\n");
- $$ = DAGMODIM (&$1, &$3, 0, 0);
- }
- else
- return yyerror ("iregs += mregs expected");
- }
- | REG _PLUS_ASSIGN expr
- {
- if (IS_IREG ($1))
- {
- if (EXPR_VALUE ($3) == 4)
- {
- notethat ("dagMODik: iregs += 4\n");
- $$ = DAGMODIK (&$1, 2);
- }
- else if (EXPR_VALUE ($3) == 2)
- {
- notethat ("dagMODik: iregs += 2\n");
- $$ = DAGMODIK (&$1, 0);
- }
- else
- return yyerror ("iregs += [ 2 | 4 ");
- }
- else if (IS_PREG ($1) && IS_IMM ($3, 7))
- {
- notethat ("COMPI2opP: pregs += imm7\n");
- $$ = COMPI2OPP (&$1, imm7 ($3), 1);
- }
- else if (IS_DREG ($1) && IS_IMM ($3, 7))
- {
- notethat ("COMPI2opD: dregs += imm7\n");
- $$ = COMPI2OPD (&$1, imm7 ($3), 1);
- }
- else if ((IS_DREG ($1) || IS_PREG ($1)) && IS_CONST ($3))
- return yyerror ("Immediate value out of range");
- else
- return yyerror ("Register mismatch");
- }
- | REG _STAR_ASSIGN REG
- {
- if (IS_DREG ($1) && IS_DREG ($3))
- {
- notethat ("ALU2op: dregs *= dregs\n");
- $$ = ALU2OP (&$1, &$3, 3);
- }
- else
- return yyerror ("Register mismatch");
- }
- | SAA LPAREN REG COLON expr COMMA REG COLON expr RPAREN aligndir
- {
- if (!valid_dreg_pair (&$3, $5))
- return yyerror ("Bad dreg pair");
- else if (!valid_dreg_pair (&$7, $9))
- return yyerror ("Bad dreg pair");
- else
- {
- notethat ("dsp32alu: SAA (dregs_pair , dregs_pair ) (aligndir)\n");
- $$ = DSP32ALU (18, 0, 0, 0, &$3, &$7, $11.r0, 0, 0);
- }
- }
- | a_assign REG_A LPAREN S RPAREN COMMA a_assign REG_A LPAREN S RPAREN
- {
- if (REG_SAME ($1, $2) && REG_SAME ($7, $8) && !REG_SAME ($1, $7))
- {
- notethat ("dsp32alu: A1 = A1 (S) , A0 = A0 (S)\n");
- $$ = DSP32ALU (8, 0, 0, 0, ®7, ®7, 1, 0, 2);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN LPAREN REG PLUS REG RPAREN LESS_LESS expr
- {
- if (IS_DREG ($1) && IS_DREG ($4) && IS_DREG ($6)
- && REG_SAME ($1, $4))
- {
- if (EXPR_VALUE ($9) == 1)
- {
- notethat ("ALU2op: dregs = (dregs + dregs) << 1\n");
- $$ = ALU2OP (&$1, &$6, 4);
- }
- else if (EXPR_VALUE ($9) == 2)
- {
- notethat ("ALU2op: dregs = (dregs + dregs) << 2\n");
- $$ = ALU2OP (&$1, &$6, 5);
- }
- else
- return yyerror ("Bad shift value");
- }
- else if (IS_PREG ($1) && IS_PREG ($4) && IS_PREG ($6)
- && REG_SAME ($1, $4))
- {
- if (EXPR_VALUE ($9) == 1)
- {
- notethat ("PTR2op: pregs = (pregs + pregs) << 1\n");
- $$ = PTR2OP (&$1, &$6, 6);
- }
- else if (EXPR_VALUE ($9) == 2)
- {
- notethat ("PTR2op: pregs = (pregs + pregs) << 2\n");
- $$ = PTR2OP (&$1, &$6, 7);
- }
- else
- return yyerror ("Bad shift value");
- }
- else
- return yyerror ("Register mismatch");
- }
- /* COMP3 CCFLAG. */
- | REG ASSIGN REG BAR REG
- {
- if (IS_DREG ($1) && IS_DREG ($3) && IS_DREG ($5))
- {
- notethat ("COMP3op: dregs = dregs | dregs\n");
- $$ = COMP3OP (&$1, &$3, &$5, 3);
- }
- else
- return yyerror ("Dregs expected");
- }
- | REG ASSIGN REG CARET REG
- {
- if (IS_DREG ($1) && IS_DREG ($3) && IS_DREG ($5))
- {
- notethat ("COMP3op: dregs = dregs ^ dregs\n");
- $$ = COMP3OP (&$1, &$3, &$5, 4);
- }
- else
- return yyerror ("Dregs expected");
- }
- | REG ASSIGN REG PLUS LPAREN REG LESS_LESS expr RPAREN
- {
- if (IS_PREG ($1) && IS_PREG ($3) && IS_PREG ($6))
- {
- if (EXPR_VALUE ($8) == 1)
- {
- notethat ("COMP3op: pregs = pregs + (pregs << 1)\n");
- $$ = COMP3OP (&$1, &$3, &$6, 6);
- }
- else if (EXPR_VALUE ($8) == 2)
- {
- notethat ("COMP3op: pregs = pregs + (pregs << 2)\n");
- $$ = COMP3OP (&$1, &$3, &$6, 7);
- }
- else
- return yyerror ("Bad shift value");
- }
- else
- return yyerror ("Dregs expected");
- }
- | CCREG ASSIGN REG_A _ASSIGN_ASSIGN REG_A
- {
- if ($3.regno == REG_A0 && $5.regno == REG_A1)
- {
- notethat ("CCflag: CC = A0 == A1\n");
- $$ = CCFLAG (0, 0, 5, 0, 0);
- }
- else
- return yyerror ("AREGs are in bad order or same");
- }
- | CCREG ASSIGN REG_A LESS_THAN REG_A
- {
- if ($3.regno == REG_A0 && $5.regno == REG_A1)
- {
- notethat ("CCflag: CC = A0 < A1\n");
- $$ = CCFLAG (0, 0, 6, 0, 0);
- }
- else
- return yyerror ("AREGs are in bad order or same");
- }
- | CCREG ASSIGN REG LESS_THAN REG iu_or_nothing
- {
- if ((IS_DREG ($3) && IS_DREG ($5))
- || (IS_PREG ($3) && IS_PREG ($5)))
- {
- notethat ("CCflag: CC = dpregs < dpregs\n");
- $$ = CCFLAG (&$3, $5.regno & CODE_MASK, $6.r0, 0, IS_PREG ($3) ? 1 : 0);
- }
- else
- return yyerror ("Bad register in comparison");
- }
- | CCREG ASSIGN REG LESS_THAN expr iu_or_nothing
- {
- if (!IS_DREG ($3) && !IS_PREG ($3))
- return yyerror ("Bad register in comparison");
- if (($6.r0 == 1 && IS_IMM ($5, 3))
- || ($6.r0 == 3 && IS_UIMM ($5, 3)))
- {
- notethat ("CCflag: CC = dpregs < (u)imm3\n");
- $$ = CCFLAG (&$3, imm3 ($5), $6.r0, 1, IS_PREG ($3) ? 1 : 0);
- }
- else
- return yyerror ("Bad constant value");
- }
- | CCREG ASSIGN REG _ASSIGN_ASSIGN REG
- {
- if ((IS_DREG ($3) && IS_DREG ($5))
- || (IS_PREG ($3) && IS_PREG ($5)))
- {
- notethat ("CCflag: CC = dpregs == dpregs\n");
- $$ = CCFLAG (&$3, $5.regno & CODE_MASK, 0, 0, IS_PREG ($3) ? 1 : 0);
- }
- else
- return yyerror ("Bad register in comparison");
- }
- | CCREG ASSIGN REG _ASSIGN_ASSIGN expr
- {
- if (!IS_DREG ($3) && !IS_PREG ($3))
- return yyerror ("Bad register in comparison");
- if (IS_IMM ($5, 3))
- {
- notethat ("CCflag: CC = dpregs == imm3\n");
- $$ = CCFLAG (&$3, imm3 ($5), 0, 1, IS_PREG ($3) ? 1 : 0);
- }
- else
- return yyerror ("Bad constant range");
- }
- | CCREG ASSIGN REG_A _LESS_THAN_ASSIGN REG_A
- {
- if ($3.regno == REG_A0 && $5.regno == REG_A1)
- {
- notethat ("CCflag: CC = A0 <= A1\n");
- $$ = CCFLAG (0, 0, 7, 0, 0);
- }
- else
- return yyerror ("AREGs are in bad order or same");
- }
- | CCREG ASSIGN REG _LESS_THAN_ASSIGN REG iu_or_nothing
- {
- if ((IS_DREG ($3) && IS_DREG ($5))
- || (IS_PREG ($3) && IS_PREG ($5)))
- {
- notethat ("CCflag: CC = dpregs <= dpregs (..)\n");
- $$ = CCFLAG (&$3, $5.regno & CODE_MASK,
- 1 + $6.r0, 0, IS_PREG ($3) ? 1 : 0);
- }
- else
- return yyerror ("Bad register in comparison");
- }
- | CCREG ASSIGN REG _LESS_THAN_ASSIGN expr iu_or_nothing
- {
- if (!IS_DREG ($3) && !IS_PREG ($3))
- return yyerror ("Bad register in comparison");
- if (($6.r0 == 1 && IS_IMM ($5, 3))
- || ($6.r0 == 3 && IS_UIMM ($5, 3)))
- {
- notethat ("CCflag: CC = dpregs <= (u)imm3\n");
- $$ = CCFLAG (&$3, imm3 ($5), 1 + $6.r0, 1, IS_PREG ($3) ? 1 : 0);
- }
- else
- return yyerror ("Bad constant value");
- }
- | REG ASSIGN REG AMPERSAND REG
- {
- if (IS_DREG ($1) && IS_DREG ($3) && IS_DREG ($5))
- {
- notethat ("COMP3op: dregs = dregs & dregs\n");
- $$ = COMP3OP (&$1, &$3, &$5, 2);
- }
- else
- return yyerror ("Dregs expected");
- }
- | ccstat
- {
- notethat ("CC2stat operation\n");
- $$ = bfin_gen_cc2stat ($1.r0, $1.x0, $1.s0);
- }
- | REG ASSIGN REG
- {
- if ((IS_GENREG ($1) && IS_GENREG ($3))
- || (IS_GENREG ($1) && IS_DAGREG ($3))
- || (IS_DAGREG ($1) && IS_GENREG ($3))
- || (IS_DAGREG ($1) && IS_DAGREG ($3))
- || (IS_GENREG ($1) && $3.regno == REG_USP)
- || ($1.regno == REG_USP && IS_GENREG ($3))
- || ($1.regno == REG_USP && $3.regno == REG_USP)
- || (IS_DREG ($1) && IS_SYSREG ($3))
- || (IS_PREG ($1) && IS_SYSREG ($3))
- || (IS_SYSREG ($1) && IS_GENREG ($3))
- || (IS_ALLREG ($1) && IS_EMUDAT ($3))
- || (IS_EMUDAT ($1) && IS_ALLREG ($3))
- || (IS_SYSREG ($1) && $3.regno == REG_USP))
- {
- $$ = bfin_gen_regmv (&$3, &$1);
- }
- else
- return yyerror ("Unsupported register move");
- }
- | CCREG ASSIGN REG
- {
- if (IS_DREG ($3))
- {
- notethat ("CC2dreg: CC = dregs\n");
- $$ = bfin_gen_cc2dreg (1, &$3);
- }
- else
- return yyerror ("Only 'CC = Dreg' supported");
- }
- | REG ASSIGN CCREG
- {
- if (IS_DREG ($1))
- {
- notethat ("CC2dreg: dregs = CC\n");
- $$ = bfin_gen_cc2dreg (0, &$1);
- }
- else
- return yyerror ("Only 'Dreg = CC' supported");
- }
- | CCREG _ASSIGN_BANG CCREG
- {
- notethat ("CC2dreg: CC =! CC\n");
- $$ = bfin_gen_cc2dreg (3, 0);
- }
- /* DSPMULT. */
- | HALF_REG ASSIGN multiply_halfregs opt_mode
- {
- notethat ("dsp32mult: dregs_half = multiply_halfregs (opt_mode)\n");
- if (!IS_H ($1) && $4.MM)
- return yyerror ("(M) not allowed with MAC0");
- if ($4.mod != 0 && $4.mod != M_FU && $4.mod != M_IS
- && $4.mod != M_IU && $4.mod != M_T && $4.mod != M_TFU
- && $4.mod != M_S2RND && $4.mod != M_ISS2 && $4.mod != M_IH)
- return yyerror ("bad option.");
- if (IS_H ($1))
- {
- $$ = DSP32MULT (0, $4.MM, $4.mod, 1, 0,
- IS_H ($3.s0), IS_H ($3.s1), 0, 0,
- &$1, 0, &$3.s0, &$3.s1, 0);
- }
- else
- {
- $$ = DSP32MULT (0, 0, $4.mod, 0, 0,
- 0, 0, IS_H ($3.s0), IS_H ($3.s1),
- &$1, 0, &$3.s0, &$3.s1, 1);
- }
- }
- | REG ASSIGN multiply_halfregs opt_mode
- {
- /* Odd registers can use (M). */
- if (!IS_DREG ($1))
- return yyerror ("Dreg expected");
- if (IS_EVEN ($1) && $4.MM)
- return yyerror ("(M) not allowed with MAC0");
- if ($4.mod != 0 && $4.mod != M_FU && $4.mod != M_IS
- && $4.mod != M_S2RND && $4.mod != M_ISS2)
- return yyerror ("bad option");
- if (!IS_EVEN ($1))
- {
- notethat ("dsp32mult: dregs = multiply_halfregs (opt_mode)\n");
- $$ = DSP32MULT (0, $4.MM, $4.mod, 1, 1,
- IS_H ($3.s0), IS_H ($3.s1), 0, 0,
- &$1, 0, &$3.s0, &$3.s1, 0);
- }
- else
- {
- notethat ("dsp32mult: dregs = multiply_halfregs opt_mode\n");
- $$ = DSP32MULT (0, 0, $4.mod, 0, 1,
- 0, 0, IS_H ($3.s0), IS_H ($3.s1),
- &$1, 0, &$3.s0, &$3.s1, 1);
- }
- }
- | HALF_REG ASSIGN multiply_halfregs opt_mode COMMA
- HALF_REG ASSIGN multiply_halfregs opt_mode
- {
- if (!IS_DREG ($1) || !IS_DREG ($6))
- return yyerror ("Dregs expected");
- if (!IS_HCOMPL($1, $6))
- return yyerror ("Dest registers mismatch");
- if (check_multiply_halfregs (&$3, &$8) < 0)
- return -1;
- if ((!IS_H ($1) && $4.MM)
- || (!IS_H ($6) && $9.MM))
- return yyerror ("(M) not allowed with MAC0");
- notethat ("dsp32mult: dregs_hi = multiply_halfregs mxd_mod, "
- "dregs_lo = multiply_halfregs opt_mode\n");
- if (IS_H ($1))
- $$ = DSP32MULT (0, $4.MM, $9.mod, 1, 0,
- IS_H ($3.s0), IS_H ($3.s1), IS_H ($8.s0), IS_H ($8.s1),
- &$1, 0, &$3.s0, &$3.s1, 1);
- else
- $$ = DSP32MULT (0, $9.MM, $9.mod, 1, 0,
- IS_H ($8.s0), IS_H ($8.s1), IS_H ($3.s0), IS_H ($3.s1),
- &$1, 0, &$3.s0, &$3.s1, 1);
- }
- | REG ASSIGN multiply_halfregs opt_mode COMMA REG ASSIGN multiply_halfregs opt_mode
- {
- if (!IS_DREG ($1) || !IS_DREG ($6))
- return yyerror ("Dregs expected");
- if ((IS_EVEN ($1) && $6.regno - $1.regno != 1)
- || (IS_EVEN ($6) && $1.regno - $6.regno != 1))
- return yyerror ("Dest registers mismatch");
- if (check_multiply_halfregs (&$3, &$8) < 0)
- return -1;
- if ((IS_EVEN ($1) && $4.MM)
- || (IS_EVEN ($6) && $9.MM))
- return yyerror ("(M) not allowed with MAC0");
- notethat ("dsp32mult: dregs = multiply_halfregs mxd_mod, "
- "dregs = multiply_halfregs opt_mode\n");
- if (IS_EVEN ($1))
- $$ = DSP32MULT (0, $9.MM, $9.mod, 1, 1,
- IS_H ($8.s0), IS_H ($8.s1), IS_H ($3.s0), IS_H ($3.s1),
- &$1, 0, &$3.s0, &$3.s1, 1);
- else
- $$ = DSP32MULT (0, $4.MM, $9.mod, 1, 1,
- IS_H ($3.s0), IS_H ($3.s1), IS_H ($8.s0), IS_H ($8.s1),
- &$1, 0, &$3.s0, &$3.s1, 1);
- }
- /* SHIFTs. */
- | a_assign ASHIFT REG_A BY HALF_REG
- {
- if (!REG_SAME ($1, $3))
- return yyerror ("Aregs must be same");
- if (IS_DREG ($5) && !IS_H ($5))
- {
- notethat ("dsp32shift: A0 = ASHIFT A0 BY dregs_lo\n");
- $$ = DSP32SHIFT (3, 0, &$5, 0, 0, IS_A1 ($1));
- }
- else
- return yyerror ("Dregs expected");
- }
- | HALF_REG ASSIGN ASHIFT HALF_REG BY HALF_REG smod
- {
- if (IS_DREG ($6) && !IS_H ($6))
- {
- notethat ("dsp32shift: dregs_half = ASHIFT dregs_half BY dregs_lo\n");
- $$ = DSP32SHIFT (0, &$1, &$6, &$4, $7.s0, HL2 ($1, $4));
- }
- else
- return yyerror ("Dregs expected");
- }
- | a_assign REG_A LESS_LESS expr
- {
- if (!REG_SAME ($1, $2))
- return yyerror ("Aregs must be same");
- if (IS_UIMM ($4, 5))
- {
- notethat ("dsp32shiftimm: A0 = A0 << uimm5\n");
- $$ = DSP32SHIFTIMM (3, 0, imm5 ($4), 0, 0, IS_A1 ($1));
- }
- else
- return yyerror ("Bad shift value");
- }
- | REG ASSIGN REG LESS_LESS expr vsmod
- {
- if (IS_DREG ($1) && IS_DREG ($3) && IS_UIMM ($5, 5))
- {
- if ($6.r0)
- {
- /* Vector? */
- notethat ("dsp32shiftimm: dregs = dregs << expr (V, .)\n");
- $$ = DSP32SHIFTIMM (1, &$1, imm4 ($5), &$3, $6.s0 ? 1 : 2, 0);
- }
- else
- {
- notethat ("dsp32shiftimm: dregs = dregs << uimm5 (.)\n");
- $$ = DSP32SHIFTIMM (2, &$1, imm6 ($5), &$3, $6.s0 ? 1 : 2, 0);
- }
- }
- else if ($6.s0 == 0 && IS_PREG ($1) && IS_PREG ($3))
- {
- if (EXPR_VALUE ($5) == 2)
- {
- notethat ("PTR2op: pregs = pregs << 2\n");
- $$ = PTR2OP (&$1, &$3, 1);
- }
- else if (EXPR_VALUE ($5) == 1)
- {
- notethat ("COMP3op: pregs = pregs << 1\n");
- $$ = COMP3OP (&$1, &$3, &$3, 5);
- }
- else
- return yyerror ("Bad shift value");
- }
- else
- return yyerror ("Bad shift value or register");
- }
- | HALF_REG ASSIGN HALF_REG LESS_LESS expr smod
- {
- if (IS_UIMM ($5, 4))
- {
- if ($6.s0)
- {
- notethat ("dsp32shiftimm: dregs_half = dregs_half << uimm4 (S)\n");
- $$ = DSP32SHIFTIMM (0x0, &$1, imm5 ($5), &$3, $6.s0, HL2 ($1, $3));
- }
- else
- {
- notethat ("dsp32shiftimm: dregs_half = dregs_half << uimm4\n");
- $$ = DSP32SHIFTIMM (0x0, &$1, imm5 ($5), &$3, 2, HL2 ($1, $3));
- }
- }
- else
- return yyerror ("Bad shift value");
- }
- | REG ASSIGN ASHIFT REG BY HALF_REG vsmod
- {
- int op;
- if (IS_DREG ($1) && IS_DREG ($4) && IS_DREG ($6) && !IS_H ($6))
- {
- if ($7.r0)
- {
- op = 1;
- notethat ("dsp32shift: dregs = ASHIFT dregs BY "
- "dregs_lo (V, .)\n");
- }
- else
- {
- op = 2;
- notethat ("dsp32shift: dregs = ASHIFT dregs BY dregs_lo (.)\n");
- }
- $$ = DSP32SHIFT (op, &$1, &$6, &$4, $7.s0, 0);
- }
- else
- return yyerror ("Dregs expected");
- }
- /* EXPADJ. */
- | HALF_REG ASSIGN EXPADJ LPAREN REG COMMA HALF_REG RPAREN vmod
- {
- if (IS_DREG_L ($1) && IS_DREG_L ($5) && IS_DREG_L ($7))
- {
- notethat ("dsp32shift: dregs_lo = EXPADJ (dregs , dregs_lo )\n");
- $$ = DSP32SHIFT (7, &$1, &$7, &$5, $9.r0, 0);
- }
- else
- return yyerror ("Bad shift value or register");
- }
- | HALF_REG ASSIGN EXPADJ LPAREN HALF_REG COMMA HALF_REG RPAREN
- {
- if (IS_DREG_L ($1) && IS_DREG_L ($5) && IS_DREG_L ($7))
- {
- notethat ("dsp32shift: dregs_lo = EXPADJ (dregs_lo, dregs_lo)\n");
- $$ = DSP32SHIFT (7, &$1, &$7, &$5, 2, 0);
- }
- else if (IS_DREG_L ($1) && IS_DREG_H ($5) && IS_DREG_L ($7))
- {
- notethat ("dsp32shift: dregs_lo = EXPADJ (dregs_hi, dregs_lo)\n");
- $$ = DSP32SHIFT (7, &$1, &$7, &$5, 3, 0);
- }
- else
- return yyerror ("Bad shift value or register");
- }
- /* DEPOSIT. */
- | REG ASSIGN DEPOSIT LPAREN REG COMMA REG RPAREN
- {
- if (IS_DREG ($1) && IS_DREG ($5) && IS_DREG ($7))
- {
- notethat ("dsp32shift: dregs = DEPOSIT (dregs , dregs )\n");
- $$ = DSP32SHIFT (10, &$1, &$7, &$5, 2, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN DEPOSIT LPAREN REG COMMA REG RPAREN LPAREN X RPAREN
- {
- if (IS_DREG ($1) && IS_DREG ($5) && IS_DREG ($7))
- {
- notethat ("dsp32shift: dregs = DEPOSIT (dregs , dregs ) (X)\n");
- $$ = DSP32SHIFT (10, &$1, &$7, &$5, 3, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN EXTRACT LPAREN REG COMMA HALF_REG RPAREN xpmod
- {
- if (IS_DREG ($1) && IS_DREG ($5) && IS_DREG_L ($7))
- {
- notethat ("dsp32shift: dregs = EXTRACT (dregs, dregs_lo ) (.)\n");
- $$ = DSP32SHIFT (10, &$1, &$7, &$5, $9.r0, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | a_assign REG_A _GREATER_GREATER_GREATER expr
- {
- if (!REG_SAME ($1, $2))
- return yyerror ("Aregs must be same");
- if (IS_UIMM ($4, 5))
- {
- notethat ("dsp32shiftimm: Ax = Ax >>> uimm5\n");
- $$ = DSP32SHIFTIMM (3, 0, -imm6 ($4), 0, 0, IS_A1 ($1));
- }
- else
- return yyerror ("Shift value range error");
- }
- | a_assign LSHIFT REG_A BY HALF_REG
- {
- if (REG_SAME ($1, $3) && IS_DREG_L ($5))
- {
- notethat ("dsp32shift: Ax = LSHIFT Ax BY dregs_lo\n");
- $$ = DSP32SHIFT (3, 0, &$5, 0, 1, IS_A1 ($1));
- }
- else
- return yyerror ("Register mismatch");
- }
- | HALF_REG ASSIGN LSHIFT HALF_REG BY HALF_REG
- {
- if (IS_DREG ($1) && IS_DREG ($4) && IS_DREG_L ($6))
- {
- notethat ("dsp32shift: dregs_lo = LSHIFT dregs_hi BY dregs_lo\n");
- $$ = DSP32SHIFT (0, &$1, &$6, &$4, 2, HL2 ($1, $4));
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN LSHIFT REG BY HALF_REG vmod
- {
- if (IS_DREG ($1) && IS_DREG ($4) && IS_DREG_L ($6))
- {
- notethat ("dsp32shift: dregs = LSHIFT dregs BY dregs_lo (V )\n");
- $$ = DSP32SHIFT ($7.r0 ? 1: 2, &$1, &$6, &$4, 2, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN SHIFT REG BY HALF_REG
- {
- if (IS_DREG ($1) && IS_DREG ($4) && IS_DREG_L ($6))
- {
- notethat ("dsp32shift: dregs = SHIFT dregs BY dregs_lo\n");
- $$ = DSP32SHIFT (2, &$1, &$6, &$4, 2, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | a_assign REG_A GREATER_GREATER expr
- {
- if (REG_SAME ($1, $2) && IS_IMM ($4, 6) >= 0)
- {
- notethat ("dsp32shiftimm: Ax = Ax >> imm6\n");
- $$ = DSP32SHIFTIMM (3, 0, -imm6 ($4), 0, 1, IS_A1 ($1));
- }
- else
- return yyerror ("Accu register expected");
- }
- | REG ASSIGN REG GREATER_GREATER expr vmod
- {
- if ($6.r0 == 1)
- {
- if (IS_DREG ($1) && IS_DREG ($3) && IS_UIMM ($5, 5))
- {
- notethat ("dsp32shiftimm: dregs = dregs >> uimm5 (V)\n");
- $$ = DSP32SHIFTIMM (1, &$1, -uimm5 ($5), &$3, 2, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- else
- {
- if (IS_DREG ($1) && IS_DREG ($3) && IS_UIMM ($5, 5))
- {
- notethat ("dsp32shiftimm: dregs = dregs >> uimm5\n");
- $$ = DSP32SHIFTIMM (2, &$1, -imm6 ($5), &$3, 2, 0);
- }
- else if (IS_PREG ($1) && IS_PREG ($3) && EXPR_VALUE ($5) == 2)
- {
- notethat ("PTR2op: pregs = pregs >> 2\n");
- $$ = PTR2OP (&$1, &$3, 3);
- }
- else if (IS_PREG ($1) && IS_PREG ($3) && EXPR_VALUE ($5) == 1)
- {
- notethat ("PTR2op: pregs = pregs >> 1\n");
- $$ = PTR2OP (&$1, &$3, 4);
- }
- else
- return yyerror ("Register mismatch");
- }
- }
- | HALF_REG ASSIGN HALF_REG GREATER_GREATER expr
- {
- if (IS_UIMM ($5, 5))
- {
- notethat ("dsp32shiftimm: dregs_half = dregs_half >> uimm5\n");
- $$ = DSP32SHIFTIMM (0, &$1, -uimm5 ($5), &$3, 2, HL2 ($1, $3));
- }
- else
- return yyerror ("Register mismatch");
- }
- | HALF_REG ASSIGN HALF_REG _GREATER_GREATER_GREATER expr smod
- {
- if (IS_UIMM ($5, 5))
- {
- notethat ("dsp32shiftimm: dregs_half = dregs_half >>> uimm5\n");
- $$ = DSP32SHIFTIMM (0, &$1, -uimm5 ($5), &$3,
- $6.s0, HL2 ($1, $3));
- }
- else
- return yyerror ("Register or modifier mismatch");
- }
- | REG ASSIGN REG _GREATER_GREATER_GREATER expr vsmod
- {
- if (IS_DREG ($1) && IS_DREG ($3) && IS_UIMM ($5, 5))
- {
- if ($6.r0)
- {
- /* Vector? */
- notethat ("dsp32shiftimm: dregs = dregs >>> uimm5 (V, .)\n");
- $$ = DSP32SHIFTIMM (1, &$1, -uimm5 ($5), &$3, $6.s0, 0);
- }
- else
- {
- notethat ("dsp32shiftimm: dregs = dregs >>> uimm5 (.)\n");
- $$ = DSP32SHIFTIMM (2, &$1, -uimm5 ($5), &$3, $6.s0, 0);
- }
- }
- else
- return yyerror ("Register mismatch");
- }
- | HALF_REG ASSIGN ONES REG
- {
- if (IS_DREG_L ($1) && IS_DREG ($4))
- {
- notethat ("dsp32shift: dregs_lo = ONES dregs\n");
- $$ = DSP32SHIFT (6, &$1, 0, &$4, 3, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN PACK LPAREN HALF_REG COMMA HALF_REG RPAREN
- {
- if (IS_DREG ($1) && IS_DREG ($5) && IS_DREG ($7))
- {
- notethat ("dsp32shift: dregs = PACK (dregs_hi , dregs_hi )\n");
- $$ = DSP32SHIFT (4, &$1, &$7, &$5, HL2 ($5, $7), 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | HALF_REG ASSIGN CCREG ASSIGN BXORSHIFT LPAREN REG_A COMMA REG RPAREN
- {
- if (IS_DREG ($1)
- && $7.regno == REG_A0
- && IS_DREG ($9) && !IS_H ($1) && !IS_A1 ($7))
- {
- notethat ("dsp32shift: dregs_lo = CC = BXORSHIFT (A0 , dregs )\n");
- $$ = DSP32SHIFT (11, &$1, &$9, 0, 0, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | HALF_REG ASSIGN CCREG ASSIGN BXOR LPAREN REG_A COMMA REG RPAREN
- {
- if (IS_DREG ($1)
- && $7.regno == REG_A0
- && IS_DREG ($9) && !IS_H ($1) && !IS_A1 ($7))
- {
- notethat ("dsp32shift: dregs_lo = CC = BXOR (A0 , dregs)\n");
- $$ = DSP32SHIFT (11, &$1, &$9, 0, 1, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | HALF_REG ASSIGN CCREG ASSIGN BXOR LPAREN REG_A COMMA REG_A COMMA CCREG RPAREN
- {
- if (IS_DREG ($1) && !IS_H ($1) && !REG_SAME ($7, $9))
- {
- notethat ("dsp32shift: dregs_lo = CC = BXOR (A0 , A1 , CC)\n");
- $$ = DSP32SHIFT (12, &$1, 0, 0, 1, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | a_assign ROT REG_A BY HALF_REG
- {
- if (REG_SAME ($1, $3) && IS_DREG_L ($5))
- {
- notethat ("dsp32shift: Ax = ROT Ax BY dregs_lo\n");
- $$ = DSP32SHIFT (3, 0, &$5, 0, 2, IS_A1 ($1));
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN ROT REG BY HALF_REG
- {
- if (IS_DREG ($1) && IS_DREG ($4) && IS_DREG_L ($6))
- {
- notethat ("dsp32shift: dregs = ROT dregs BY dregs_lo\n");
- $$ = DSP32SHIFT (2, &$1, &$6, &$4, 3, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | a_assign ROT REG_A BY expr
- {
- if (IS_IMM ($5, 6))
- {
- notethat ("dsp32shiftimm: An = ROT An BY imm6\n");
- $$ = DSP32SHIFTIMM (3, 0, imm6 ($5), 0, 2, IS_A1 ($1));
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN ROT REG BY expr
- {
- if (IS_DREG ($1) && IS_DREG ($4) && IS_IMM ($6, 6))
- {
- $$ = DSP32SHIFTIMM (2, &$1, imm6 ($6), &$4, 3, IS_A1 ($1));
- }
- else
- return yyerror ("Register mismatch");
- }
- | HALF_REG ASSIGN SIGNBITS REG_A
- {
- if (IS_DREG_L ($1))
- {
- notethat ("dsp32shift: dregs_lo = SIGNBITS An\n");
- $$ = DSP32SHIFT (6, &$1, 0, 0, IS_A1 ($4), 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | HALF_REG ASSIGN SIGNBITS REG
- {
- if (IS_DREG_L ($1) && IS_DREG ($4))
- {
- notethat ("dsp32shift: dregs_lo = SIGNBITS dregs\n");
- $$ = DSP32SHIFT (5, &$1, 0, &$4, 0, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | HALF_REG ASSIGN SIGNBITS HALF_REG
- {
- if (IS_DREG_L ($1))
- {
- notethat ("dsp32shift: dregs_lo = SIGNBITS dregs_lo\n");
- $$ = DSP32SHIFT (5, &$1, 0, &$4, 1 + IS_H ($4), 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- /* The ASR bit is just inverted here. */
- | HALF_REG ASSIGN VIT_MAX LPAREN REG RPAREN asr_asl
- {
- if (IS_DREG_L ($1) && IS_DREG ($5))
- {
- notethat ("dsp32shift: dregs_lo = VIT_MAX (dregs) (..)\n");
- $$ = DSP32SHIFT (9, &$1, 0, &$5, ($7.r0 ? 0 : 1), 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | REG ASSIGN VIT_MAX LPAREN REG COMMA REG RPAREN asr_asl
- {
- if (IS_DREG ($1) && IS_DREG ($5) && IS_DREG ($7))
- {
- notethat ("dsp32shift: dregs = VIT_MAX (dregs, dregs) (ASR)\n");
- $$ = DSP32SHIFT (9, &$1, &$7, &$5, 2 | ($9.r0 ? 0 : 1), 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | BITMUX LPAREN REG COMMA REG COMMA REG_A RPAREN asr_asl
- {
- if (REG_SAME ($3, $5))
- return yyerror ("Illegal source register combination");
- if (IS_DREG ($3) && IS_DREG ($5) && !IS_A1 ($7))
- {
- notethat ("dsp32shift: BITMUX (dregs , dregs , A0) (ASR)\n");
- $$ = DSP32SHIFT (8, 0, &$3, &$5, $9.r0, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | a_assign BXORSHIFT LPAREN REG_A COMMA REG_A COMMA CCREG RPAREN
- {
- if (!IS_A1 ($1) && !IS_A1 ($4) && IS_A1 ($6))
- {
- notethat ("dsp32shift: A0 = BXORSHIFT (A0 , A1 , CC )\n");
- $$ = DSP32SHIFT (12, 0, 0, 0, 0, 0);
- }
- else
- return yyerror ("Dregs expected");
- }
- /* LOGI2op: BITCLR (dregs, uimm5). */
- | BITCLR LPAREN REG COMMA expr RPAREN
- {
- if (IS_DREG ($3) && IS_UIMM ($5, 5))
- {
- notethat ("LOGI2op: BITCLR (dregs , uimm5 )\n");
- $$ = LOGI2OP ($3, uimm5 ($5), 4);
- }
- else
- return yyerror ("Register mismatch");
- }
- /* LOGI2op: BITSET (dregs, uimm5). */
- | BITSET LPAREN REG COMMA expr RPAREN
- {
- if (IS_DREG ($3) && IS_UIMM ($5, 5))
- {
- notethat ("LOGI2op: BITCLR (dregs , uimm5 )\n");
- $$ = LOGI2OP ($3, uimm5 ($5), 2);
- }
- else
- return yyerror ("Register mismatch");
- }
- /* LOGI2op: BITTGL (dregs, uimm5). */
- | BITTGL LPAREN REG COMMA expr RPAREN
- {
- if (IS_DREG ($3) && IS_UIMM ($5, 5))
- {
- notethat ("LOGI2op: BITCLR (dregs , uimm5 )\n");
- $$ = LOGI2OP ($3, uimm5 ($5), 3);
- }
- else
- return yyerror ("Register mismatch");
- }
- | CCREG _ASSIGN_BANG BITTST LPAREN REG COMMA expr RPAREN
- {
- if (IS_DREG ($5) && IS_UIMM ($7, 5))
- {
- notethat ("LOGI2op: CC =! BITTST (dregs , uimm5 )\n");
- $$ = LOGI2OP ($5, uimm5 ($7), 0);
- }
- else
- return yyerror ("Register mismatch or value error");
- }
- | CCREG ASSIGN BITTST LPAREN REG COMMA expr RPAREN
- {
- if (IS_DREG ($5) && IS_UIMM ($7, 5))
- {
- notethat ("LOGI2op: CC = BITTST (dregs , uimm5 )\n");
- $$ = LOGI2OP ($5, uimm5 ($7), 1);
- }
- else
- return yyerror ("Register mismatch or value error");
- }
- | IF BANG CCREG REG ASSIGN REG
- {
- if ((IS_DREG ($4) || IS_PREG ($4))
- && (IS_DREG ($6) || IS_PREG ($6)))
- {
- notethat ("ccMV: IF ! CC gregs = gregs\n");
- $$ = CCMV (&$6, &$4, 0);
- }
- else
- return yyerror ("Register mismatch");
- }
- | IF CCREG REG ASSIGN REG
- {
- if ((IS_DREG ($5) || IS_PREG ($5))
- && (IS_DREG ($3) || IS_PREG ($3)))
- {
- notethat ("ccMV: IF CC gregs = gregs\n");
- $$ = CCMV (&$5, &$3, 1);
- }
- else
- return yyerror ("Register mismatch");
- }
- | IF BANG CCREG JUMP expr
- {
- if (IS_PCREL10 ($5))
- {
- notethat ("BRCC: IF !CC JUMP pcrel11m2\n");
- $$ = BRCC (0, 0, $5);
- }
- else
- return yyerror ("Bad jump offset");
- }
- | IF BANG CCREG JUMP expr LPAREN BP RPAREN
- {
- if (IS_PCREL10 ($5))
- {
- notethat ("BRCC: IF !CC JUMP pcrel11m2\n");
- $$ = BRCC (0, 1, $5);
- }
- else
- return yyerror ("Bad jump offset");
- }
- | IF CCREG JUMP expr
- {
- if (IS_PCREL10 ($4))
- {
- notethat ("BRCC: IF CC JUMP pcrel11m2\n");
- $$ = BRCC (1, 0, $4);
- }
- else
- return yyerror ("Bad jump offset");
- }
- | IF CCREG JUMP expr LPAREN BP RPAREN
- {
- if (IS_PCREL10 ($4))
- {
- notethat ("BRCC: IF !CC JUMP pcrel11m2\n");
- $$ = BRCC (1, 1, $4);
- }
- else
- return yyerror ("Bad jump offset");
- }
- | NOP
- {
- notethat ("ProgCtrl: NOP\n");
- $$ = PROGCTRL (0, 0);
- }
- | RTS
- {
- notethat ("ProgCtrl: RTS\n");
- $$ = PROGCTRL (1, 0);
- }
- | RTI
- {
- notethat ("ProgCtrl: RTI\n");
- $$ = PROGCTRL (1, 1);
- }
- | RTX
- {
- notethat ("ProgCtrl: RTX\n");
- $$ = PROGCTRL (1, 2);
- }
- | RTN
- {
- notethat ("ProgCtrl: RTN\n");
- $$ = PROGCTRL (1, 3);
- }
- | RTE
- {
- notethat ("ProgCtrl: RTE\n");
- $$ = PROGCTRL (1, 4);
- }
- | IDLE
- {
- notethat ("ProgCtrl: IDLE\n");
- $$ = PROGCTRL (2, 0);
- }
- | CSYNC
- {
- notethat ("ProgCtrl: CSYNC\n");
- $$ = PROGCTRL (2, 3);
- }
- | SSYNC
- {
- notethat ("ProgCtrl: SSYNC\n");
- $$ = PROGCTRL (2, 4);
- }
- | EMUEXCPT
- {
- notethat ("ProgCtrl: EMUEXCPT\n");
- $$ = PROGCTRL (2, 5);
- }
- | CLI REG
- {
- if (IS_DREG ($2))
- {
- notethat ("ProgCtrl: CLI dregs\n");
- $$ = PROGCTRL (3, $2.regno & CODE_MASK);
- }
- else
- return yyerror ("Dreg expected for CLI");
- }
- | STI REG
- {
- if (IS_DREG ($2))
- {
- notethat ("ProgCtrl: STI dregs\n");
- $$ = PROGCTRL (4, $2.regno & CODE_MASK);
- }
- else
- return yyerror ("Dreg expected for STI");
- }
- | JUMP LPAREN REG RPAREN
- {
- if (IS_PREG ($3))
- {
- notethat ("ProgCtrl: JUMP (pregs )\n");
- $$ = PROGCTRL (5, $3.regno & CODE_MASK);
- }
- else
- return yyerror ("Bad register for indirect jump");
- }
- | CALL LPAREN REG RPAREN
- {
- if (IS_PREG ($3))
- {
- notethat ("ProgCtrl: CALL (pregs )\n");
- $$ = PROGCTRL (6, $3.regno & CODE_MASK);
- }
- else
- return yyerror ("Bad register for indirect call");
- }
- | CALL LPAREN PC PLUS REG RPAREN
- {
- if (IS_PREG ($5))
- {
- notethat ("ProgCtrl: CALL (PC + pregs )\n");
- $$ = PROGCTRL (7, $5.regno & CODE_MASK);
- }
- else
- return yyerror ("Bad register for indirect call");
- }
- | JUMP LPAREN PC PLUS REG RPAREN
- {
- if (IS_PREG ($5))
- {
- notethat ("ProgCtrl: JUMP (PC + pregs )\n");
- $$ = PROGCTRL (8, $5.regno & CODE_MASK);
- }
- else
- return yyerror ("Bad register for indirect jump");
- }
- | RAISE expr
- {
- if (IS_UIMM ($2, 4))
- {
- notethat ("ProgCtrl: RAISE uimm4\n");
- $$ = PROGCTRL (9, uimm4 ($2));
- }
- else
- return yyerror ("Bad value for RAISE");
- }
- | EXCPT expr
- {
- notethat ("ProgCtrl: EMUEXCPT\n");
- $$ = PROGCTRL (10, uimm4 ($2));
- }
- | TESTSET LPAREN REG RPAREN
- {
- if (IS_PREG ($3))
- {
- if ($3.regno == REG_SP || $3.regno == REG_FP)
- return yyerror ("Bad register for TESTSET");
- notethat ("ProgCtrl: TESTSET (pregs )\n");
- $$ = PROGCTRL (11, $3.regno & CODE_MASK);
- }
- else
- return yyerror ("Preg expected");
- }
- | JUMP expr
- {
- if (IS_PCREL12 ($2))
- {
- notethat ("UJUMP: JUMP pcrel12\n");
- $$ = UJUMP ($2);
- }
- else
- return yyerror ("Bad value for relative jump");
- }
- | JUMP_DOT_S expr
- {
- if (IS_PCREL12 ($2))
- {
- notethat ("UJUMP: JUMP_DOT_S pcrel12\n");
- $$ = UJUMP($2);
- }
- else
- return yyerror ("Bad value for relative jump");
- }
- | JUMP_DOT_L expr
- {
- if (IS_PCREL24 ($2))
- {
- notethat ("CALLa: jump.l pcrel24\n");
- $$ = CALLA ($2, 0);
- }
- else
- return yyerror ("Bad value for long jump");
- }
- | JUMP_DOT_L pltpc
- {
- if (IS_PCREL24 ($2))
- {
- notethat ("CALLa: jump.l pcrel24\n");
- $$ = CALLA ($2, 2);
- }
- else
- return yyerror ("Bad value for long jump");
- }
- | CALL expr
- {
- if (IS_PCREL24 ($2))
- {
- notethat ("CALLa: CALL pcrel25m2\n");
- $$ = CALLA ($2, 1);
- }
- else
- return yyerror ("Bad call address");
- }
- | CALL pltpc
- {
- if (IS_PCREL24 ($2))
- {
- notethat ("CALLa: CALL pcrel25m2\n");
- $$ = CALLA ($2, 2);
- }
- else
- return yyerror ("Bad call address");
- }
- /* ALU2ops. */
- /* ALU2op: DIVQ (dregs, dregs). */
- | DIVQ LPAREN REG COMMA REG RPAREN
- {
- if (IS_DREG ($3) && IS_DREG ($5))
- $$ = ALU2OP (&$3, &$5, 8);
- else
- return yyerror ("Bad registers for DIVQ");
- }
- | DIVS LPAREN REG COMMA REG RPAREN
- {
- if (IS_DREG ($3) && IS_DREG ($5))
- $$ = ALU2OP (&$3, &$5, 9);
- else
- return yyerror ("Bad registers for DIVS");
- }
- | REG ASSIGN MINUS REG vsmod
- {
- if (IS_DREG ($1) && IS_DREG ($4))
- {
- if ($5.r0 == 0 && $5.s0 == 0 && $5.aop == 0)
- {
- notethat ("ALU2op: dregs = - dregs\n");
- $$ = ALU2OP (&$1, &$4, 14);
- }
- else if ($5.r0 == 1 && $5.s0 == 0 && $5.aop == 3)
- {
- notethat ("dsp32alu: dregs = - dregs (.)\n");
- $$ = DSP32ALU (15, 0, 0, &$1, &$4, 0, $5.s0, 0, 3);
- }
- else
- {
- notethat ("dsp32alu: dregs = - dregs (.)\n");
- $$ = DSP32ALU (7, 0, 0, &$1, &$4, 0, $5.s0, 0, 3);
- }
- }
- else
- return yyerror ("Dregs expected");
- }
- | REG ASSIGN TILDA REG
- {
- if (IS_DREG ($1) && IS_DREG ($4))
- {
- notethat ("ALU2op: dregs = ~dregs\n");
- $$ = ALU2OP (&$1, &$4, 15);
- }
- else
- return yyerror ("Dregs expected");
- }
- | REG _GREATER_GREATER_ASSIGN REG
- {
- if (IS_DREG ($1) && IS_DREG ($3))
- {
- notethat ("ALU2op: dregs >>= dregs\n");
- $$ = ALU2OP (&$1, &$3, 1);
- }
- else
- return yyerror ("Dregs expected");
- }
- | REG _GREATER_GREATER_ASSIGN expr
- {
- if (IS_DREG ($1) && IS_UIMM ($3, 5))
- {
- notethat ("LOGI2op: dregs >>= uimm5\n");
- $$ = LOGI2OP ($1, uimm5 ($3), 6);
- }
- else
- return yyerror ("Dregs expected or value error");
- }
- | REG _GREATER_GREATER_GREATER_THAN_ASSIGN REG
- {
- if (IS_DREG ($1) && IS_DREG ($3))
- {
- notethat ("ALU2op: dregs >>>= dregs\n");
- $$ = ALU2OP (&$1, &$3, 0);
- }
- else
- return yyerror ("Dregs expected");
- }
- | REG _LESS_LESS_ASSIGN REG
- {
- if (IS_DREG ($1) && IS_DREG ($3))
- {
- notethat ("ALU2op: dregs <<= dregs\n");
- $$ = ALU2OP (&$1, &$3, 2);
- }
- else
- return yyerror ("Dregs expected");
- }
- | REG _LESS_LESS_ASSIGN expr
- {
- if (IS_DREG ($1) && IS_UIMM ($3, 5))
- {
- notethat ("LOGI2op: dregs <<= uimm5\n");
- $$ = LOGI2OP ($1, uimm5 ($3), 7);
- }
- else
- return yyerror ("Dregs expected or const value error");
- }
- | REG _GREATER_GREATER_GREATER_THAN_ASSIGN expr
- {
- if (IS_DREG ($1) && IS_UIMM ($3, 5))
- {
- notethat ("LOGI2op: dregs >>>= uimm5\n");
- $$ = LOGI2OP ($1, uimm5 ($3), 5);
- }
- else
- return yyerror ("Dregs expected");
- }
- /* Cache Control. */
- | FLUSH LBRACK REG RBRACK
- {
- notethat ("CaCTRL: FLUSH [ pregs ]\n");
- if (IS_PREG ($3))
- $$ = CACTRL (&$3, 0, 2);
- else
- return yyerror ("Bad register(s) for FLUSH");
- }
- | FLUSH reg_with_postinc
- {
- if (IS_PREG ($2))
- {
- notethat ("CaCTRL: FLUSH [ pregs ++ ]\n");
- $$ = CACTRL (&$2, 1, 2);
- }
- else
- return yyerror ("Bad register(s) for FLUSH");
- }
- | FLUSHINV LBRACK REG RBRACK
- {
- if (IS_PREG ($3))
- {
- notethat ("CaCTRL: FLUSHINV [ pregs ]\n");
- $$ = CACTRL (&$3, 0, 1);
- }
- else
- return yyerror ("Bad register(s) for FLUSH");
- }
- | FLUSHINV reg_with_postinc
- {
- if (IS_PREG ($2))
- {
- notethat ("CaCTRL: FLUSHINV [ pregs ++ ]\n");
- $$ = CACTRL (&$2, 1, 1);
- }
- else
- return yyerror ("Bad register(s) for FLUSH");
- }
- /* CaCTRL: IFLUSH [pregs]. */
- | IFLUSH LBRACK REG RBRACK
- {
- if (IS_PREG ($3))
- {
- notethat ("CaCTRL: IFLUSH [ pregs ]\n");
- $$ = CACTRL (&$3, 0, 3);
- }
- else
- return yyerror ("Bad register(s) for FLUSH");
- }
- | IFLUSH reg_with_postinc
- {
- if (IS_PREG ($2))
- {
- notethat ("CaCTRL: IFLUSH [ pregs ++ ]\n");
- $$ = CACTRL (&$2, 1, 3);
- }
- else
- return yyerror ("Bad register(s) for FLUSH");
- }
- | PREFETCH LBRACK REG RBRACK
- {
- if (IS_PREG ($3))
- {
- notethat ("CaCTRL: PREFETCH [ pregs ]\n");
- $$ = CACTRL (&$3, 0, 0);
- }
- else
- return yyerror ("Bad register(s) for PREFETCH");
- }
- | PREFETCH reg_with_postinc
- {
- if (IS_PREG ($2))
- {
- notethat ("CaCTRL: PREFETCH [ pregs ++ ]\n");
- $$ = CACTRL (&$2, 1, 0);
- }
- else
- return yyerror ("Bad register(s) for PREFETCH");
- }
- /* LOAD/STORE. */
- /* LDST: B [ pregs <post_op> ] = dregs. */
- | B LBRACK REG post_op RBRACK ASSIGN REG
- {
- if (!IS_DREG ($7))
- return yyerror ("Dreg expected for source operand");
- if (!IS_PREG ($3))
- return yyerror ("Preg expected in address");
- notethat ("LDST: B [ pregs <post_op> ] = dregs\n");
- $$ = LDST (&$3, &$7, $4.x0, 2, 0, 1);
- }
- /* LDSTidxI: B [ pregs + imm16 ] = dregs. */
- | B LBRACK REG plus_minus expr RBRACK ASSIGN REG
- {
- Expr_Node *tmp = $5;
- if (!IS_DREG ($8))
- return yyerror ("Dreg expected for source operand");
- if (!IS_PREG ($3))
- return yyerror ("Preg expected in address");
- if (IS_RELOC ($5))
- return yyerror ("Plain symbol used as offset");
- if ($4.r0)
- tmp = unary (Expr_Op_Type_NEG, tmp);
- if (in_range_p (tmp, -32768, 32767, 0))
- {
- notethat ("LDST: B [ pregs + imm16 ] = dregs\n");
- $$ = LDSTIDXI (&$3, &$8, 1, 2, 0, $5);
- }
- else
- return yyerror ("Displacement out of range");
- }
- /* LDSTii: W [ pregs + uimm4s2 ] = dregs. */
- | W LBRACK REG plus_minus expr RBRACK ASSIGN REG
- {
- Expr_Node *tmp = $5;
- if (!IS_DREG ($8))
- return yyerror ("Dreg expected for source operand");
- if (!IS_PREG ($3))
- return yyerror ("Preg expected in address");
- if ($4.r0)
- tmp = unary (Expr_Op_Type_NEG, tmp);
- if (IS_RELOC ($5))
- return yyerror ("Plain symbol used as offset");
- if (in_range_p (tmp, 0, 30, 1))
- {
- notethat ("LDSTii: W [ pregs +- uimm5m2 ] = dregs\n");
- $$ = LDSTII (&$3, &$8, tmp, 1, 1);
- }
- else if (in_range_p (tmp, -65536, 65535, 1))
- {
- notethat ("LDSTidxI: W [ pregs + imm17m2 ] = dregs\n");
- $$ = LDSTIDXI (&$3, &$8, 1, 1, 0, tmp);
- }
- else
- return yyerror ("Displacement out of range");
- }
- /* LDST: W [ pregs <post_op> ] = dregs. */
- | W LBRACK REG post_op RBRACK ASSIGN REG
- {
- if (!IS_DREG ($7))
- return yyerror ("Dreg expected for source operand");
- if (!IS_PREG ($3))
- return yyerror ("Preg expected in address");
- notethat ("LDST: W [ pregs <post_op> ] = dregs\n");
- $$ = LDST (&$3, &$7, $4.x0, 1, 0, 1);
- }
- | W LBRACK REG post_op RBRACK ASSIGN HALF_REG
- {
- if (!IS_DREG ($7))
- return yyerror ("Dreg expected for source operand");
- if ($4.x0 == 2)
- {
- if (!IS_IREG ($3) && !IS_PREG ($3))
- return yyerror ("Ireg or Preg expected in address");
- }
- else if (!IS_IREG ($3))
- return yyerror ("Ireg expected in address");
- if (IS_IREG ($3))
- {
- notethat ("dspLDST: W [ iregs <post_op> ] = dregs_half\n");
- $$ = DSPLDST (&$3, 1 + IS_H ($7), &$7, $4.x0, 1);
- }
- else
- {
- notethat ("LDSTpmod: W [ pregs ] = dregs_half\n");
- $$ = LDSTPMOD (&$3, &$7, &$3, 1 + IS_H ($7), 1);
- }
- }
- /* LDSTiiFP: [ FP - const ] = dpregs. */
- | LBRACK REG plus_minus expr RBRACK ASSIGN REG
- {
- Expr_Node *tmp = $4;
- int ispreg = IS_PREG ($7);
- if (!IS_PREG ($2))
- return yyerror ("Preg expected in address");
- if (!IS_DREG ($7) && !ispreg)
- return yyerror ("Preg expected for source operand");
- if ($3.r0)
- tmp = unary (Expr_Op_Type_NEG, tmp);
- if (IS_RELOC ($4))
- return yyerror ("Plain symbol used as offset");
- if (in_range_p (tmp, 0, 63, 3))
- {
- notethat ("LDSTii: dpregs = [ pregs + uimm6m4 ]\n");
- $$ = LDSTII (&$2, &$7, tmp, 1, ispreg ? 3 : 0);
- }
- else if ($2.regno == REG_FP && in_range_p (tmp, -128, 0, 3))
- {
- notethat ("LDSTiiFP: dpregs = [ FP - uimm7m4 ]\n");
- tmp = unary (Expr_Op_Type_NEG, tmp);
- $$ = LDSTIIFP (tmp, &$7, 1);
- }
- else if (in_range_p (tmp, -131072, 131071, 3))
- {
- notethat ("LDSTidxI: [ pregs + imm18m4 ] = dpregs\n");
- $$ = LDSTIDXI (&$2, &$7, 1, 0, ispreg ? 1 : 0, tmp);
- }
- else
- return yyerror ("Displacement out of range");
- }
- | REG ASSIGN W LBRACK REG plus_minus expr RBRACK xpmod
- {
- Expr_Node *tmp = $7;
- if (!IS_DREG ($1))
- return yyerror ("Dreg expected for destination operand");
- if (!IS_PREG ($5))
- return yyerror ("Preg expected in address");
- if ($6.r0)
- tmp = unary (Expr_Op_Type_NEG, tmp);
- if (IS_RELOC ($7))
- return yyerror ("Plain symbol used as offset");
- if (in_range_p (tmp, 0, 30, 1))
- {
- notethat ("LDSTii: dregs = W [ pregs + uimm5m2 ] (.)\n");
- $$ = LDSTII (&$5, &$1, tmp, 0, 1 << $9.r0);
- }
- else if (in_range_p (tmp, -65536, 65535, 1))
- {
- notethat ("LDSTidxI: dregs = W [ pregs + imm17m2 ] (.)\n");
- $$ = LDSTIDXI (&$5, &$1, 0, 1, $9.r0, tmp);
- }
- else
- return yyerror ("Displacement out of range");
- }
- | HALF_REG ASSIGN W LBRACK REG post_op RBRACK
- {
- if (!IS_DREG ($1))
- return yyerror ("Dreg expected for source operand");
- if ($6.x0 == 2)
- {
- if (!IS_IREG ($5) && !IS_PREG ($5))
- return yyerror ("Ireg or Preg expected in address");
- }
- else if (!IS_IREG ($5))
- return yyerror ("Ireg expected in address");
- if (IS_IREG ($5))
- {
- notethat ("dspLDST: dregs_half = W [ iregs <post_op> ]\n");
- $$ = DSPLDST(&$5, 1 + IS_H ($1), &$1, $6.x0, 0);
- }
- else
- {
- notethat ("LDSTpmod: dregs_half = W [ pregs <post_op> ]\n");
- $$ = LDSTPMOD (&$5, &$1, &$5, 1 + IS_H ($1), 0);
- }
- }
- | REG ASSIGN W LBRACK REG post_op RBRACK xpmod
- {
- if (!IS_DREG ($1))
- return yyerror ("Dreg expected for destination operand");
- if (!IS_PREG ($5))
- return yyerror ("Preg expected in address");
- notethat ("LDST: dregs = W [ pregs <post_op> ] (.)\n");
- $$ = LDST (&$5, &$1, $6.x0, 1, $8.r0, 0);
- }
- | REG ASSIGN W LBRACK REG _PLUS_PLUS REG RBRACK xpmod
- {
- if (!IS_DREG ($1))
- return yyerror ("Dreg expected for destination operand");
- if (!IS_PREG ($5) || !IS_PREG ($7))
- return yyerror ("Preg expected in address");
- notethat ("LDSTpmod: dregs = W [ pregs ++ pregs ] (.)\n");
- $$ = LDSTPMOD (&$5, &$1, &$7, 3, $9.r0);
- }
- | HALF_REG ASSIGN W LBRACK REG _PLUS_PLUS REG RBRACK
- {
- if (!IS_DREG ($1))
- return yyerror ("Dreg expected for destination operand");
- if (!IS_PREG ($5) || !IS_PREG ($7))
- return yyerror ("Preg expected in address");
- notethat ("LDSTpmod: dregs_half = W [ pregs ++ pregs ]\n");
- $$ = LDSTPMOD (&$5, &$1, &$7, 1 + IS_H ($1), 0);
- }
- | LBRACK REG post_op RBRACK ASSIGN REG
- {
- if (!IS_IREG ($2) && !IS_PREG ($2))
- return yyerror ("Ireg or Preg expected in address");
- else if (IS_IREG ($2) && !IS_DREG ($6))
- return yyerror ("Dreg expected for source operand");
- else if (IS_PREG ($2) && !IS_DREG ($6) && !IS_PREG ($6))
- return yyerror ("Dreg or Preg expected for source operand");
- if (IS_IREG ($2))
- {
- notethat ("dspLDST: [ iregs <post_op> ] = dregs\n");
- $$ = DSPLDST(&$2, 0, &$6, $3.x0, 1);
- }
- else if (IS_DREG ($6))
- {
- notethat ("LDST: [ pregs <post_op> ] = dregs\n");
- $$ = LDST (&$2, &$6, $3.x0, 0, 0, 1);
- }
- else
- {
- notethat ("LDST: [ pregs <post_op> ] = pregs\n");
- $$ = LDST (&$2, &$6, $3.x0, 0, 1, 1);
- }
- }
- | LBRACK REG _PLUS_PLUS REG RBRACK ASSIGN REG
- {
- if (!IS_DREG ($7))
- return yyerror ("Dreg expected for source operand");
- if (IS_IREG ($2) && IS_MREG ($4))
- {
- notethat ("dspLDST: [ iregs ++ mregs ] = dregs\n");
- $$ = DSPLDST(&$2, $4.regno & CODE_MASK, &$7, 3, 1);
- }
- else if (IS_PREG ($2) && IS_PREG ($4))
- {
- notethat ("LDSTpmod: [ pregs ++ pregs ] = dregs\n");
- $$ = LDSTPMOD (&$2, &$7, &$4, 0, 1);
- }
- else
- return yyerror ("Preg ++ Preg or Ireg ++ Mreg expected in address");
- }
- | W LBRACK REG _PLUS_PLUS REG RBRACK ASSIGN HALF_REG
- {
- if (!IS_DREG ($8))
- return yyerror ("Dreg expected for source operand");
- if (IS_PREG ($3) && IS_PREG ($5))
- {
- notethat ("LDSTpmod: W [ pregs ++ pregs ] = dregs_half\n");
- $$ = LDSTPMOD (&$3, &$8, &$5, 1 + IS_H ($8), 1);
- }
- else
- return yyerror ("Preg ++ Preg expected in address");
- }
- | REG ASSIGN B LBRACK REG plus_minus expr RBRACK xpmod
- {
- Expr_Node *tmp = $7;
- if (!IS_DREG ($1))
- return yyerror ("Dreg expected for destination operand");
- if (!IS_PREG ($5))
- return yyerror ("Preg expected in address");
- if ($6.r0)
- tmp = unary (Expr_Op_Type_NEG, tmp);
- if (IS_RELOC ($7))
- return yyerror ("Plain symbol used as offset");
- if (in_range_p (tmp, -32768, 32767, 0))
- {
- notethat ("LDSTidxI: dregs = B [ pregs + imm16 ] (%c)\n",
- $9.r0 ? 'X' : 'Z');
- $$ = LDSTIDXI (&$5, &$1, 0, 2, $9.r0, tmp);
- }
- else
- return yyerror ("Displacement out of range");
- }
- | REG ASSIGN B LBRACK REG post_op RBRACK xpmod
- {
- if (!IS_DREG ($1))
- return yyerror ("Dreg expected for destination operand");
- if (!IS_PREG ($5))
- return yyerror ("Preg expected in address");
- notethat ("LDST: dregs = B [ pregs <post_op> ] (%c)\n",
- $8.r0 ? 'X' : 'Z');
- $$ = LDST (&$5, &$1, $6.x0, 2, $8.r0, 0);
- }
- | REG ASSIGN LBRACK REG _PLUS_PLUS REG RBRACK
- {
- if (!IS_DREG ($1))
- return yyerror ("Dreg expected for destination operand");
- if (IS_IREG ($4) && IS_MREG ($6))
- {
- notethat ("dspLDST: dregs = [ iregs ++ mregs ]\n");
- $$ = DSPLDST(&$4, $6.regno & CODE_MASK, &$1, 3, 0);
- }
- else if (IS_PREG ($4) && IS_PREG ($6))
- {
- notethat ("LDSTpmod: dregs = [ pregs ++ pregs ]\n");
- $$ = LDSTPMOD (&$4, &$1, &$6, 0, 0);
- }
- else
- return yyerror ("Preg ++ Preg or Ireg ++ Mreg expected in address");
- }
- | REG ASSIGN LBRACK REG plus_minus got_or_expr RBRACK
- {
- Expr_Node *tmp = $6;
- int ispreg = IS_PREG ($1);
- int isgot = IS_RELOC($6);
- if (!IS_PREG ($4))
- return yyerror ("Preg expected in address");
- if (!IS_DREG ($1) && !ispreg)
- return yyerror ("Dreg or Preg expected for destination operand");
- if (tmp->type == Expr_Node_Reloc
- && strcmp (tmp->value.s_value,
- "_current_shared_library_p5_offset_") != 0)
- return yyerror ("Plain symbol used as offset");
- if ($5.r0)
- tmp = unary (Expr_Op_Type_NEG, tmp);
- if (isgot)
- {
- notethat ("LDSTidxI: dpregs = [ pregs + sym@got ]\n");
- $$ = LDSTIDXI (&$4, &$1, 0, 0, ispreg ? 1 : 0, tmp);
- }
- else if (in_range_p (tmp, 0, 63, 3))
- {
- notethat ("LDSTii: dpregs = [ pregs + uimm7m4 ]\n");
- $$ = LDSTII (&$4, &$1, tmp, 0, ispreg ? 3 : 0);
- }
- else if ($4.regno == REG_FP && in_range_p (tmp, -128, 0, 3))
- {
- notethat ("LDSTiiFP: dpregs = [ FP - uimm7m4 ]\n");
- tmp = unary (Expr_Op_Type_NEG, tmp);
- $$ = LDSTIIFP (tmp, &$1, 0);
- }
- else if (in_range_p (tmp, -131072, 131071, 3))
- {
- notethat ("LDSTidxI: dpregs = [ pregs + imm18m4 ]\n");
- $$ = LDSTIDXI (&$4, &$1, 0, 0, ispreg ? 1 : 0, tmp);
- }
- else
- return yyerror ("Displacement out of range");
- }
- | REG ASSIGN LBRACK REG post_op RBRACK
- {
- if (!IS_IREG ($4) && !IS_PREG ($4))
- return yyerror ("Ireg or Preg expected in address");
- else if (IS_IREG ($4) && !IS_DREG ($1))
- return yyerror ("Dreg expected in destination operand");
- else if (IS_PREG ($4) && !IS_DREG ($1) && !IS_PREG ($1)
- && ($4.regno != REG_SP || !IS_ALLREG ($1) || $5.x0 != 0))
- return yyerror ("Dreg or Preg expected in destination operand");
- if (IS_IREG ($4))
- {
- notethat ("dspLDST: dregs = [ iregs <post_op> ]\n");
- $$ = DSPLDST (&$4, 0, &$1, $5.x0, 0);
- }
- else if (IS_DREG ($1))
- {
- notethat ("LDST: dregs = [ pregs <post_op> ]\n");
- $$ = LDST (&$4, &$1, $5.x0, 0, 0, 0);
- }
- else if (IS_PREG ($1))
- {
- if (REG_SAME ($1, $4) && $5.x0 != 2)
- return yyerror ("Pregs can't be same");
- notethat ("LDST: pregs = [ pregs <post_op> ]\n");
- $$ = LDST (&$4, &$1, $5.x0, 0, 1, 0);
- }
- else
- {
- notethat ("PushPopReg: allregs = [ SP ++ ]\n");
- $$ = PUSHPOPREG (&$1, 0);
- }
- }
- /* PushPopMultiple. */
- | reg_with_predec ASSIGN LPAREN REG COLON expr COMMA REG COLON expr RPAREN
- {
- if ($1.regno != REG_SP)
- yyerror ("Stack Pointer expected");
- if ($4.regno == REG_R7
- && IN_RANGE ($6, 0, 7)
- && $8.regno == REG_P5
- && IN_RANGE ($10, 0, 5))
- {
- notethat ("PushPopMultiple: [ -- SP ] = (R7 : reglim , P5 : reglim )\n");
- $$ = PUSHPOPMULTIPLE (imm5 ($6), imm5 ($10), 1, 1, 1);
- }
- else
- return yyerror ("Bad register for PushPopMultiple");
- }
- | reg_with_predec ASSIGN LPAREN REG COLON expr RPAREN
- {
- if ($1.regno != REG_SP)
- yyerror ("Stack Pointer expected");
- if ($4.regno == REG_R7 && IN_RANGE ($6, 0, 7))
- {
- notethat ("PushPopMultiple: [ -- SP ] = (R7 : reglim )\n");
- $$ = PUSHPOPMULTIPLE (imm5 ($6), 0, 1, 0, 1);
- }
- else if ($4.regno == REG_P5 && IN_RANGE ($6, 0, 6))
- {
- notethat ("PushPopMultiple: [ -- SP ] = (P5 : reglim )\n");
- $$ = PUSHPOPMULTIPLE (0, imm5 ($6), 0, 1, 1);
- }
- else
- return yyerror ("Bad register for PushPopMultiple");
- }
- | LPAREN REG COLON expr COMMA REG COLON expr RPAREN ASSIGN reg_with_postinc
- {
- if ($11.regno != REG_SP)
- yyerror ("Stack Pointer expected");
- if ($2.regno == REG_R7 && (IN_RANGE ($4, 0, 7))
- && $6.regno == REG_P5 && (IN_RANGE ($8, 0, 6)))
- {
- notethat ("PushPopMultiple: (R7 : reglim , P5 : reglim ) = [ SP ++ ]\n");
- $$ = PUSHPOPMULTIPLE (imm5 ($4), imm5 ($8), 1, 1, 0);
- }
- else
- return yyerror ("Bad register range for PushPopMultiple");
- }
- | LPAREN REG COLON expr RPAREN ASSIGN reg_with_postinc
- {
- if ($7.regno != REG_SP)
- yyerror ("Stack Pointer expected");
- if ($2.regno == REG_R7 && IN_RANGE ($4, 0, 7))
- {
- notethat ("PushPopMultiple: (R7 : reglim ) = [ SP ++ ]\n");
- $$ = PUSHPOPMULTIPLE (imm5 ($4), 0, 1, 0, 0);
- }
- else if ($2.regno == REG_P5 && IN_RANGE ($4, 0, 6))
- {
- notethat ("PushPopMultiple: (P5 : reglim ) = [ SP ++ ]\n");
- $$ = PUSHPOPMULTIPLE (0, imm5 ($4), 0, 1, 0);
- }
- else
- return yyerror ("Bad register range for PushPopMultiple");
- }
- | reg_with_predec ASSIGN REG
- {
- if ($1.regno != REG_SP)
- yyerror ("Stack Pointer expected");
- if (IS_ALLREG ($3))
- {
- notethat ("PushPopReg: [ -- SP ] = allregs\n");
- $$ = PUSHPOPREG (&$3, 1);
- }
- else
- return yyerror ("Bad register for PushPopReg");
- }
- /* Linkage. */
- | LINK expr
- {
- if (IS_URANGE (16, $2, 0, 4))
- $$ = LINKAGE (0, uimm16s4 ($2));
- else
- return yyerror ("Bad constant for LINK");
- }
- | UNLINK
- {
- notethat ("linkage: UNLINK\n");
- $$ = LINKAGE (1, 0);
- }
- /* LSETUP. */
- | LSETUP LPAREN expr COMMA expr RPAREN REG
- {
- if (IS_PCREL4 ($3) && IS_LPPCREL10 ($5) && IS_CREG ($7))
- {
- notethat ("LoopSetup: LSETUP (pcrel4 , lppcrel10 ) counters\n");
- $$ = LOOPSETUP ($3, &$7, 0, $5, 0);
- }
- else
- return yyerror ("Bad register or values for LSETUP");
- }
- | LSETUP LPAREN expr COMMA expr RPAREN REG ASSIGN REG
- {
- if (IS_PCREL4 ($3) && IS_LPPCREL10 ($5)
- && IS_PREG ($9) && IS_CREG ($7))
- {
- notethat ("LoopSetup: LSETUP (pcrel4 , lppcrel10 ) counters = pregs\n");
- $$ = LOOPSETUP ($3, &$7, 1, $5, &$9);
- }
- else
- return yyerror ("Bad register or values for LSETUP");
- }
- | LSETUP LPAREN expr COMMA expr RPAREN REG ASSIGN REG GREATER_GREATER expr
- {
- if (IS_PCREL4 ($3) && IS_LPPCREL10 ($5)
- && IS_PREG ($9) && IS_CREG ($7)
- && EXPR_VALUE ($11) == 1)
- {
- notethat ("LoopSetup: LSETUP (pcrel4 , lppcrel10 ) counters = pregs >> 1\n");
- $$ = LOOPSETUP ($3, &$7, 3, $5, &$9);
- }
- else
- return yyerror ("Bad register or values for LSETUP");
- }
- /* LOOP. */
- | LOOP expr REG
- {
- if (!IS_RELOC ($2))
- return yyerror ("Invalid expression in loop statement");
- if (!IS_CREG ($3))
- return yyerror ("Invalid loop counter register");
- $$ = bfin_gen_loop ($2, &$3, 0, 0);
- }
- | LOOP expr REG ASSIGN REG
- {
- if (IS_RELOC ($2) && IS_PREG ($5) && IS_CREG ($3))
- {
- notethat ("Loop: LOOP expr counters = pregs\n");
- $$ = bfin_gen_loop ($2, &$3, 1, &$5);
- }
- else
- return yyerror ("Bad register or values for LOOP");
- }
- | LOOP expr REG ASSIGN REG GREATER_GREATER expr
- {
- if (IS_RELOC ($2) && IS_PREG ($5) && IS_CREG ($3) && EXPR_VALUE ($7) == 1)
- {
- notethat ("Loop: LOOP expr counters = pregs >> 1\n");
- $$ = bfin_gen_loop ($2, &$3, 3, &$5);
- }
- else
- return yyerror ("Bad register or values for LOOP");
- }
- /* LOOP_BEGIN. */
- | LOOP_BEGIN NUMBER
- {
- Expr_Node_Value val;
- val.i_value = $2;
- Expr_Node *tmp = Expr_Node_Create (Expr_Node_Constant, val, NULL, NULL);
- bfin_loop_attempt_create_label (tmp, 1);
- if (!IS_RELOC (tmp))
- return yyerror ("Invalid expression in LOOP_BEGIN statement");
- bfin_loop_beginend (tmp, 1);
- $$ = 0;
- }
- | LOOP_BEGIN expr
- {
- if (!IS_RELOC ($2))
- return yyerror ("Invalid expression in LOOP_BEGIN statement");
- bfin_loop_beginend ($2, 1);
- $$ = 0;
- }
- /* LOOP_END. */
- | LOOP_END NUMBER
- {
- Expr_Node_Value val;
- val.i_value = $2;
- Expr_Node *tmp = Expr_Node_Create (Expr_Node_Constant, val, NULL, NULL);
- bfin_loop_attempt_create_label (tmp, 1);
- if (!IS_RELOC (tmp))
- return yyerror ("Invalid expression in LOOP_END statement");
- bfin_loop_beginend (tmp, 0);
- $$ = 0;
- }
- | LOOP_END expr
- {
- if (!IS_RELOC ($2))
- return yyerror ("Invalid expression in LOOP_END statement");
- bfin_loop_beginend ($2, 0);
- $$ = 0;
- }
- /* pseudoDEBUG. */
- | ABORT
- {
- notethat ("psedoDEBUG: ABORT\n");
- $$ = bfin_gen_pseudodbg (3, 3, 0);
- }
- | DBG
- {
- notethat ("pseudoDEBUG: DBG\n");
- $$ = bfin_gen_pseudodbg (3, 7, 0);
- }
- | DBG REG_A
- {
- notethat ("pseudoDEBUG: DBG REG_A\n");
- $$ = bfin_gen_pseudodbg (3, IS_A1 ($2), 0);
- }
- | DBG REG
- {
- notethat ("pseudoDEBUG: DBG allregs\n");
- $$ = bfin_gen_pseudodbg (0, $2.regno & CODE_MASK, ($2.regno & CLASS_MASK) >> 4);
- }
- | DBGCMPLX LPAREN REG RPAREN
- {
- if (!IS_DREG ($3))
- return yyerror ("Dregs expected");
- notethat ("pseudoDEBUG: DBGCMPLX (dregs )\n");
- $$ = bfin_gen_pseudodbg (3, 6, ($3.regno & CODE_MASK) >> 4);
- }
- | DBGHALT
- {
- notethat ("psedoDEBUG: DBGHALT\n");
- $$ = bfin_gen_pseudodbg (3, 5, 0);
- }
- | HLT
- {
- notethat ("psedoDEBUG: HLT\n");
- $$ = bfin_gen_pseudodbg (3, 4, 0);
- }
- | DBGA LPAREN HALF_REG COMMA expr RPAREN
- {
- notethat ("pseudodbg_assert: DBGA (regs_lo/hi , uimm16 )\n");
- $$ = bfin_gen_pseudodbg_assert (IS_H ($3), &$3, uimm16 ($5));
- }
- | DBGAH LPAREN REG COMMA expr RPAREN
- {
- notethat ("pseudodbg_assert: DBGAH (regs , uimm16 )\n");
- $$ = bfin_gen_pseudodbg_assert (3, &$3, uimm16 ($5));
- }
- | DBGAL LPAREN REG COMMA expr RPAREN
- {
- notethat ("psedodbg_assert: DBGAL (regs , uimm16 )\n");
- $$ = bfin_gen_pseudodbg_assert (2, &$3, uimm16 ($5));
- }
- | OUTC expr
- {
- if (!IS_UIMM ($2, 8))
- return yyerror ("Constant out of range");
- notethat ("psedodbg_assert: OUTC uimm8\n");
- $$ = bfin_gen_pseudochr (uimm8 ($2));
- }
- | OUTC REG
- {
- if (!IS_DREG ($2))
- return yyerror ("Dregs expected");
- notethat ("psedodbg_assert: OUTC dreg\n");
- $$ = bfin_gen_pseudodbg (2, $2.regno & CODE_MASK, 0);
- }
- ;
- /* AUX RULES. */
- /* Register rules. */
- REG_A: REG_A_DOUBLE_ZERO
- {
- $$ = $1;
- }
- | REG_A_DOUBLE_ONE
- {
- $$ = $1;
- }
- ;
- /* Modifiers. */
- opt_mode:
- {
- $$.MM = 0;
- $$.mod = 0;
- }
- | LPAREN M COMMA MMOD RPAREN
- {
- $$.MM = 1;
- $$.mod = $4;
- }
- | LPAREN MMOD COMMA M RPAREN
- {
- $$.MM = 1;
- $$.mod = $2;
- }
- | LPAREN MMOD RPAREN
- {
- $$.MM = 0;
- $$.mod = $2;
- }
- | LPAREN M RPAREN
- {
- $$.MM = 1;
- $$.mod = 0;
- }
- ;
- asr_asl: LPAREN ASL RPAREN
- {
- $$.r0 = 1;
- }
- | LPAREN ASR RPAREN
- {
- $$.r0 = 0;
- }
- ;
- sco:
- {
- $$.s0 = 0;
- $$.x0 = 0;
- }
- | S
- {
- $$.s0 = 1;
- $$.x0 = 0;
- }
- | CO
- {
- $$.s0 = 0;
- $$.x0 = 1;
- }
- | SCO
- {
- $$.s0 = 1;
- $$.x0 = 1;
- }
- ;
- asr_asl_0:
- ASL
- {
- $$.r0 = 1;
- }
- | ASR
- {
- $$.r0 = 0;
- }
- ;
- amod0:
- {
- $$.s0 = 0;
- $$.x0 = 0;
- }
- | LPAREN sco RPAREN
- {
- $$.s0 = $2.s0;
- $$.x0 = $2.x0;
- }
- ;
- amod1:
- {
- $$.s0 = 0;
- $$.x0 = 0;
- $$.aop = 0;
- }
- | LPAREN NS RPAREN
- {
- $$.s0 = 0;
- $$.x0 = 0;
- $$.aop = 1;
- }
- | LPAREN S RPAREN
- {
- $$.s0 = 1;
- $$.x0 = 0;
- $$.aop = 1;
- }
- ;
- amod2:
- {
- $$.r0 = 0;
- $$.s0 = 0;
- $$.x0 = 0;
- }
- | LPAREN asr_asl_0 RPAREN
- {
- $$.r0 = 2 + $2.r0;
- $$.s0 = 0;
- $$.x0 = 0;
- }
- | LPAREN sco RPAREN
- {
- $$.r0 = 0;
- $$.s0 = $2.s0;
- $$.x0 = $2.x0;
- }
- | LPAREN asr_asl_0 COMMA sco RPAREN
- {
- $$.r0 = 2 + $2.r0;
- $$.s0 = $4.s0;
- $$.x0 = $4.x0;
- }
- | LPAREN sco COMMA asr_asl_0 RPAREN
- {
- $$.r0 = 2 + $4.r0;
- $$.s0 = $2.s0;
- $$.x0 = $2.x0;
- }
- ;
- xpmod:
- {
- $$.r0 = 0;
- }
- | LPAREN Z RPAREN
- {
- $$.r0 = 0;
- }
- | LPAREN X RPAREN
- {
- $$.r0 = 1;
- }
- ;
- xpmod1:
- {
- $$.r0 = 0;
- }
- | LPAREN X RPAREN
- {
- $$.r0 = 0;
- }
- | LPAREN Z RPAREN
- {
- $$.r0 = 1;
- }
- ;
- vsmod:
- {
- $$.r0 = 0;
- $$.s0 = 0;
- $$.aop = 0;
- }
- | LPAREN NS RPAREN
- {
- $$.r0 = 0;
- $$.s0 = 0;
- $$.aop = 3;
- }
- | LPAREN S RPAREN
- {
- $$.r0 = 0;
- $$.s0 = 1;
- $$.aop = 3;
- }
- | LPAREN V RPAREN
- {
- $$.r0 = 1;
- $$.s0 = 0;
- $$.aop = 3;
- }
- | LPAREN V COMMA S RPAREN
- {
- $$.r0 = 1;
- $$.s0 = 1;
- }
- | LPAREN S COMMA V RPAREN
- {
- $$.r0 = 1;
- $$.s0 = 1;
- }
- ;
- vmod:
- {
- $$.r0 = 0;
- }
- | LPAREN V RPAREN
- {
- $$.r0 = 1;
- }
- ;
- smod:
- {
- $$.s0 = 0;
- }
- | LPAREN S RPAREN
- {
- $$.s0 = 1;
- }
- ;
- searchmod:
- GE
- {
- $$.r0 = 1;
- }
- | GT
- {
- $$.r0 = 0;
- }
- | LE
- {
- $$.r0 = 3;
- }
- | LT
- {
- $$.r0 = 2;
- }
- ;
- aligndir:
- {
- $$.r0 = 0;
- }
- | LPAREN R RPAREN
- {
- $$.r0 = 1;
- }
- ;
- byteop_mod:
- LPAREN R RPAREN
- {
- $$.r0 = 0;
- $$.s0 = 1;
- }
- | LPAREN MMOD RPAREN
- {
- if ($2 != M_T)
- return yyerror ("Bad modifier");
- $$.r0 = 1;
- $$.s0 = 0;
- }
- | LPAREN MMOD COMMA R RPAREN
- {
- if ($2 != M_T)
- return yyerror ("Bad modifier");
- $$.r0 = 1;
- $$.s0 = 1;
- }
- | LPAREN R COMMA MMOD RPAREN
- {
- if ($4 != M_T)
- return yyerror ("Bad modifier");
- $$.r0 = 1;
- $$.s0 = 1;
- }
- ;
- c_align:
- ALIGN8
- {
- $$.r0 = 0;
- }
- | ALIGN16
- {
- $$.r0 = 1;
- }
- | ALIGN24
- {
- $$.r0 = 2;
- }
- ;
- w32_or_nothing:
- {
- $$.r0 = 0;
- }
- | LPAREN MMOD RPAREN
- {
- if ($2 == M_W32)
- $$.r0 = 1;
- else
- return yyerror ("Only (W32) allowed");
- }
- ;
- iu_or_nothing:
- {
- $$.r0 = 1;
- }
- | LPAREN MMOD RPAREN
- {
- if ($2 == M_IU)
- $$.r0 = 3;
- else
- return yyerror ("(IU) expected");
- }
- ;
- reg_with_predec: LBRACK _MINUS_MINUS REG RBRACK
- {
- $$ = $3;
- }
- ;
- reg_with_postinc: LBRACK REG _PLUS_PLUS RBRACK
- {
- $$ = $2;
- }
- ;
- /* Operators. */
- min_max:
- MIN
- {
- $$.r0 = 1;
- }
- | MAX
- {
- $$.r0 = 0;
- }
- ;
- op_bar_op:
- _PLUS_BAR_PLUS
- {
- $$.r0 = 0;
- }
- | _PLUS_BAR_MINUS
- {
- $$.r0 = 1;
- }
- | _MINUS_BAR_PLUS
- {
- $$.r0 = 2;
- }
- | _MINUS_BAR_MINUS
- {
- $$.r0 = 3;
- }
- ;
- plus_minus:
- PLUS
- {
- $$.r0 = 0;
- }
- | MINUS
- {
- $$.r0 = 1;
- }
- ;
- rnd_op:
- LPAREN RNDH RPAREN
- {
- $$.r0 = 1; /* HL. */
- $$.s0 = 0; /* s. */
- $$.x0 = 0; /* x. */
- $$.aop = 0; /* aop. */
- }
- | LPAREN TH RPAREN
- {
- $$.r0 = 1; /* HL. */
- $$.s0 = 0; /* s. */
- $$.x0 = 0; /* x. */
- $$.aop = 1; /* aop. */
- }
- | LPAREN RNDL RPAREN
- {
- $$.r0 = 0; /* HL. */
- $$.s0 = 0; /* s. */
- $$.x0 = 0; /* x. */
- $$.aop = 0; /* aop. */
- }
- | LPAREN TL RPAREN
- {
- $$.r0 = 0; /* HL. */
- $$.s0 = 0; /* s. */
- $$.x0 = 0; /* x. */
- $$.aop = 1;
- }
- | LPAREN RNDH COMMA R RPAREN
- {
- $$.r0 = 1; /* HL. */
- $$.s0 = 1; /* s. */
- $$.x0 = 0; /* x. */
- $$.aop = 0; /* aop. */
- }
- | LPAREN TH COMMA R RPAREN
- {
- $$.r0 = 1; /* HL. */
- $$.s0 = 1; /* s. */
- $$.x0 = 0; /* x. */
- $$.aop = 1; /* aop. */
- }
- | LPAREN RNDL COMMA R RPAREN
- {
- $$.r0 = 0; /* HL. */
- $$.s0 = 1; /* s. */
- $$.x0 = 0; /* x. */
- $$.aop = 0; /* aop. */
- }
- | LPAREN TL COMMA R RPAREN
- {
- $$.r0 = 0; /* HL. */
- $$.s0 = 1; /* s. */
- $$.x0 = 0; /* x. */
- $$.aop = 1; /* aop. */
- }
- ;
- b3_op:
- LPAREN LO RPAREN
- {
- $$.s0 = 0; /* s. */
- $$.x0 = 0; /* HL. */
- }
- | LPAREN HI RPAREN
- {
- $$.s0 = 0; /* s. */
- $$.x0 = 1; /* HL. */
- }
- | LPAREN LO COMMA R RPAREN
- {
- $$.s0 = 1; /* s. */
- $$.x0 = 0; /* HL. */
- }
- | LPAREN HI COMMA R RPAREN
- {
- $$.s0 = 1; /* s. */
- $$.x0 = 1; /* HL. */
- }
- ;
- post_op:
- {
- $$.x0 = 2;
- }
- | _PLUS_PLUS
- {
- $$.x0 = 0;
- }
- | _MINUS_MINUS
- {
- $$.x0 = 1;
- }
- ;
- /* Assignments, Macfuncs. */
- a_assign:
- REG_A ASSIGN
- {
- $$ = $1;
- }
- ;
- a_minusassign:
- REG_A _MINUS_ASSIGN
- {
- $$ = $1;
- }
- ;
- a_plusassign:
- REG_A _PLUS_ASSIGN
- {
- $$ = $1;
- }
- ;
- assign_macfunc:
- REG ASSIGN REG_A
- {
- if (IS_A1 ($3) && IS_EVEN ($1))
- return yyerror ("Cannot move A1 to even register");
- else if (!IS_A1 ($3) && !IS_EVEN ($1))
- return yyerror ("Cannot move A0 to odd register");
- $$.w = 1;
- $$.P = 1;
- $$.n = IS_A1 ($3);
- $$.op = 3;
- $$.dst = $1;
- $$.s0.regno = 0;
- $$.s1.regno = 0;
- }
- | a_macfunc
- {
- $$ = $1;
- $$.w = 0; $$.P = 0;
- $$.dst.regno = 0;
- }
- | REG ASSIGN LPAREN a_macfunc RPAREN
- {
- if ($4.n && IS_EVEN ($1))
- return yyerror ("Cannot move A1 to even register");
- else if (!$4.n && !IS_EVEN ($1))
- return yyerror ("Cannot move A0 to odd register");
- $$ = $4;
- $$.w = 1;
- $$.P = 1;
- $$.dst = $1;
- }
- | HALF_REG ASSIGN LPAREN a_macfunc RPAREN
- {
- if ($4.n && !IS_H ($1))
- return yyerror ("Cannot move A1 to low half of register");
- else if (!$4.n && IS_H ($1))
- return yyerror ("Cannot move A0 to high half of register");
- $$ = $4;
- $$.w = 1;
- $$.P = 0;
- $$.dst = $1;
- }
- | HALF_REG ASSIGN REG_A
- {
- if (IS_A1 ($3) && !IS_H ($1))
- return yyerror ("Cannot move A1 to low half of register");
- else if (!IS_A1 ($3) && IS_H ($1))
- return yyerror ("Cannot move A0 to high half of register");
- $$.w = 1;
- $$.P = 0;
- $$.n = IS_A1 ($3);
- $$.op = 3;
- $$.dst = $1;
- $$.s0.regno = 0;
- $$.s1.regno = 0;
- }
- ;
- a_macfunc:
- a_assign multiply_halfregs
- {
- $$.n = IS_A1 ($1);
- $$.op = 0;
- $$.s0 = $2.s0;
- $$.s1 = $2.s1;
- }
- | a_plusassign multiply_halfregs
- {
- $$.n = IS_A1 ($1);
- $$.op = 1;
- $$.s0 = $2.s0;
- $$.s1 = $2.s1;
- }
- | a_minusassign multiply_halfregs
- {
- $$.n = IS_A1 ($1);
- $$.op = 2;
- $$.s0 = $2.s0;
- $$.s1 = $2.s1;
- }
- ;
- multiply_halfregs:
- HALF_REG STAR HALF_REG
- {
- if (IS_DREG ($1) && IS_DREG ($3))
- {
- $$.s0 = $1;
- $$.s1 = $3;
- }
- else
- return yyerror ("Dregs expected");
- }
- ;
- cc_op:
- ASSIGN
- {
- $$.r0 = 0;
- }
- | _BAR_ASSIGN
- {
- $$.r0 = 1;
- }
- | _AMPERSAND_ASSIGN
- {
- $$.r0 = 2;
- }
- | _CARET_ASSIGN
- {
- $$.r0 = 3;
- }
- ;
- ccstat:
- CCREG cc_op STATUS_REG
- {
- $$.r0 = $3.regno;
- $$.x0 = $2.r0;
- $$.s0 = 0;
- }
- | CCREG cc_op V
- {
- $$.r0 = 0x18;
- $$.x0 = $2.r0;
- $$.s0 = 0;
- }
- | STATUS_REG cc_op CCREG
- {
- $$.r0 = $1.regno;
- $$.x0 = $2.r0;
- $$.s0 = 1;
- }
- | V cc_op CCREG
- {
- $$.r0 = 0x18;
- $$.x0 = $2.r0;
- $$.s0 = 1;
- }
- ;
- /* Expressions and Symbols. */
- symbol: SYMBOL
- {
- Expr_Node_Value val;
- val.s_value = S_GET_NAME($1);
- $$ = Expr_Node_Create (Expr_Node_Reloc, val, NULL, NULL);
- }
- ;
- any_gotrel:
- GOT
- { $$ = BFD_RELOC_BFIN_GOT; }
- | GOT17M4
- { $$ = BFD_RELOC_BFIN_GOT17M4; }
- | FUNCDESC_GOT17M4
- { $$ = BFD_RELOC_BFIN_FUNCDESC_GOT17M4; }
- ;
- got: symbol AT any_gotrel
- {
- Expr_Node_Value val;
- val.i_value = $3;
- $$ = Expr_Node_Create (Expr_Node_GOT_Reloc, val, $1, NULL);
- }
- ;
- got_or_expr: got
- {
- $$ = $1;
- }
- | expr
- {
- $$ = $1;
- }
- ;
- pltpc :
- symbol AT PLTPC
- {
- $$ = $1;
- }
- ;
- eterm: NUMBER
- {
- Expr_Node_Value val;
- val.i_value = $1;
- $$ = Expr_Node_Create (Expr_Node_Constant, val, NULL, NULL);
- }
- | symbol
- {
- $$ = $1;
- }
- | LPAREN expr_1 RPAREN
- {
- $$ = $2;
- }
- | TILDA expr_1
- {
- $$ = unary (Expr_Op_Type_COMP, $2);
- }
- | MINUS expr_1 %prec TILDA
- {
- $$ = unary (Expr_Op_Type_NEG, $2);
- }
- ;
- expr: expr_1
- {
- $$ = $1;
- }
- ;
- expr_1: expr_1 STAR expr_1
- {
- $$ = binary (Expr_Op_Type_Mult, $1, $3);
- }
- | expr_1 SLASH expr_1
- {
- $$ = binary (Expr_Op_Type_Div, $1, $3);
- }
- | expr_1 PERCENT expr_1
- {
- $$ = binary (Expr_Op_Type_Mod, $1, $3);
- }
- | expr_1 PLUS expr_1
- {
- $$ = binary (Expr_Op_Type_Add, $1, $3);
- }
- | expr_1 MINUS expr_1
- {
- $$ = binary (Expr_Op_Type_Sub, $1, $3);
- }
- | expr_1 LESS_LESS expr_1
- {
- $$ = binary (Expr_Op_Type_Lshift, $1, $3);
- }
- | expr_1 GREATER_GREATER expr_1
- {
- $$ = binary (Expr_Op_Type_Rshift, $1, $3);
- }
- | expr_1 AMPERSAND expr_1
- {
- $$ = binary (Expr_Op_Type_BAND, $1, $3);
- }
- | expr_1 CARET expr_1
- {
- $$ = binary (Expr_Op_Type_LOR, $1, $3);
- }
- | expr_1 BAR expr_1
- {
- $$ = binary (Expr_Op_Type_BOR, $1, $3);
- }
- | eterm
- {
- $$ = $1;
- }
- ;
- %%
- EXPR_T
- mkexpr (int x, SYMBOL_T s)
- {
- EXPR_T e = XNEW (struct expression_cell);
- e->value = x;
- EXPR_SYMBOL(e) = s;
- return e;
- }
- static int
- value_match (Expr_Node *exp, int sz, int sign, int mul, int issigned)
- {
- int umax = (1 << sz) - 1;
- int min = -(1 << (sz - 1));
- int max = (1 << (sz - 1)) - 1;
- int v = (EXPR_VALUE (exp)) & 0xffffffff;
- if ((v % mul) != 0)
- {
- error ("%s:%d: Value Error -- Must align to %d\n", __FILE__, __LINE__, mul);
- return 0;
- }
- v /= mul;
- if (sign)
- v = -v;
- if (issigned)
- {
- if (v >= min && v <= max) return 1;
- #ifdef DEBUG
- fprintf(stderr, "signed value %lx out of range\n", v * mul);
- #endif
- return 0;
- }
- if (v <= umax && v >= 0)
- return 1;
- #ifdef DEBUG
- fprintf(stderr, "unsigned value %lx out of range\n", v * mul);
- #endif
- return 0;
- }
- /* Return the expression structure that allows symbol operations.
- If the left and right children are constants, do the operation. */
- static Expr_Node *
- binary (Expr_Op_Type op, Expr_Node *x, Expr_Node *y)
- {
- Expr_Node_Value val;
- if (x->type == Expr_Node_Constant && y->type == Expr_Node_Constant)
- {
- switch (op)
- {
- case Expr_Op_Type_Add:
- x->value.i_value += y->value.i_value;
- break;
- case Expr_Op_Type_Sub:
- x->value.i_value -= y->value.i_value;
- break;
- case Expr_Op_Type_Mult:
- x->value.i_value *= y->value.i_value;
- break;
- case Expr_Op_Type_Div:
- if (y->value.i_value == 0)
- error ("Illegal Expression: Division by zero.");
- else
- x->value.i_value /= y->value.i_value;
- break;
- case Expr_Op_Type_Mod:
- x->value.i_value %= y->value.i_value;
- break;
- case Expr_Op_Type_Lshift:
- x->value.i_value <<= y->value.i_value;
- break;
- case Expr_Op_Type_Rshift:
- x->value.i_value >>= y->value.i_value;
- break;
- case Expr_Op_Type_BAND:
- x->value.i_value &= y->value.i_value;
- break;
- case Expr_Op_Type_BOR:
- x->value.i_value |= y->value.i_value;
- break;
- case Expr_Op_Type_BXOR:
- x->value.i_value ^= y->value.i_value;
- break;
- case Expr_Op_Type_LAND:
- x->value.i_value = x->value.i_value && y->value.i_value;
- break;
- case Expr_Op_Type_LOR:
- x->value.i_value = x->value.i_value || y->value.i_value;
- break;
- default:
- error ("%s:%d: Internal assembler error\n", __FILE__, __LINE__);
- }
- return x;
- }
- /* Canonicalize order to EXPR OP CONSTANT. */
- if (x->type == Expr_Node_Constant)
- {
- Expr_Node *t = x;
- x = y;
- y = t;
- }
- /* Canonicalize subtraction of const to addition of negated const. */
- if (op == Expr_Op_Type_Sub && y->type == Expr_Node_Constant)
- {
- op = Expr_Op_Type_Add;
- y->value.i_value = -y->value.i_value;
- }
- if (y->type == Expr_Node_Constant && x->type == Expr_Node_Binop
- && x->Right_Child->type == Expr_Node_Constant)
- {
- if (op == x->value.op_value && x->value.op_value == Expr_Op_Type_Add)
- {
- x->Right_Child->value.i_value += y->value.i_value;
- return x;
- }
- }
- /* Create a new expression structure. */
- val.op_value = op;
- return Expr_Node_Create (Expr_Node_Binop, val, x, y);
- }
- static Expr_Node *
- unary (Expr_Op_Type op, Expr_Node *x)
- {
- if (x->type == Expr_Node_Constant)
- {
- switch (op)
- {
- case Expr_Op_Type_NEG:
- x->value.i_value = -x->value.i_value;
- break;
- case Expr_Op_Type_COMP:
- x->value.i_value = ~x->value.i_value;
- break;
- default:
- error ("%s:%d: Internal assembler error\n", __FILE__, __LINE__);
- }
- return x;
- }
- else
- {
- /* Create a new expression structure. */
- Expr_Node_Value val;
- val.op_value = op;
- return Expr_Node_Create (Expr_Node_Unop, val, x, NULL);
- }
- }
- int debug_codeselection = 0;
- static void
- notethat (const char *format, ...)
- {
- va_list ap;
- va_start (ap, format);
- if (debug_codeselection)
- {
- vfprintf (errorf, format, ap);
- }
- va_end (ap);
- }
- #ifdef TEST
- main (int argc, char **argv)
- {
- yyparse();
- }
- #endif
|