c_compi2opd_dr_add_i7_p.s 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147
  1. //Original:/testcases/core/c_compi2opd_dr_add_i7_p/c_compi2opd_dr_add_i7_p.dsp
  2. // Spec Reference: compi2opd dregs += imm7 positive
  3. # mach: bfin
  4. .include "testutils.inc"
  5. start
  6. INIT_R_REGS 0;
  7. R0 += 0;
  8. R1 += 1;
  9. R2 += 2;
  10. R3 += 3;
  11. R4 += 4;
  12. R5 += 5;
  13. R6 += 6;
  14. R7 += 7;
  15. CHECKREG r0, 0x00000000;
  16. CHECKREG r1, 0x00000001;
  17. CHECKREG r2, 0x00000002;
  18. CHECKREG r3, 0x00000003;
  19. CHECKREG r4, 0x00000004;
  20. CHECKREG r5, 0x00000005;
  21. CHECKREG r6, 0x00000006;
  22. CHECKREG r7, 0x00000007;
  23. R0 += 8;
  24. R1 += 9;
  25. R2 += 10;
  26. R3 += 11;
  27. R4 += 12;
  28. R5 += 13;
  29. R6 += 14;
  30. R7 += 15;
  31. CHECKREG r0, 0x00000008;
  32. CHECKREG r1, 0x0000000A;
  33. CHECKREG r2, 0x0000000C;
  34. CHECKREG r3, 0x0000000E;
  35. CHECKREG r4, 0x00000010;
  36. CHECKREG r5, 0x00000012;
  37. CHECKREG r6, 0x00000014;
  38. CHECKREG r7, 0x00000016;
  39. R0 += 16;
  40. R1 += 17;
  41. R2 += 18;
  42. R3 += 19;
  43. R4 += 20;
  44. R5 += 21;
  45. R6 += 22;
  46. R7 += 23;
  47. CHECKREG r0, 0x00000018;
  48. CHECKREG r1, 0x0000001B;
  49. CHECKREG r2, 0x0000001E;
  50. CHECKREG r3, 0x00000021;
  51. CHECKREG r4, 0x00000024;
  52. CHECKREG r5, 0x00000027;
  53. CHECKREG r6, 0x0000002A;
  54. CHECKREG r7, 0x0000002D;
  55. R0 += 24;
  56. R1 += 25;
  57. R2 += 26;
  58. R3 += 27;
  59. R4 += 28;
  60. R5 += 29;
  61. R6 += 30;
  62. R7 += 31;
  63. CHECKREG r0, 0x00000030;
  64. CHECKREG r1, 0x00000034;
  65. CHECKREG r2, 0x00000038;
  66. CHECKREG r3, 0x0000003C;
  67. CHECKREG r4, 0x00000040;
  68. CHECKREG r5, 0x00000044;
  69. CHECKREG r6, 0x00000048;
  70. CHECKREG r7, 0x0000004C;
  71. R0 += 32;
  72. R1 += 33;
  73. R2 += 34;
  74. R3 += 35;
  75. R4 += 36;
  76. R5 += 37;
  77. R6 += 38;
  78. R7 += 39;
  79. CHECKREG r0, 0x00000050;
  80. CHECKREG r1, 0x00000055;
  81. CHECKREG r2, 0x0000005A;
  82. CHECKREG r3, 0x0000005F;
  83. CHECKREG r4, 0x00000064;
  84. CHECKREG r5, 0x00000069;
  85. CHECKREG r6, 0x0000006E;
  86. CHECKREG r7, 0x00000073;
  87. R0 += 40;
  88. R1 += 41;
  89. R2 += 42;
  90. R3 += 43;
  91. R4 += 44;
  92. R5 += 45;
  93. R6 += 46;
  94. R7 += 47;
  95. CHECKREG r0, 0x00000078;
  96. CHECKREG r1, 0x0000007E;
  97. CHECKREG r2, 0x00000084;
  98. CHECKREG r3, 0x0000008A;
  99. CHECKREG r4, 0x00000090;
  100. CHECKREG r5, 0x00000096;
  101. CHECKREG r6, 0x0000009C;
  102. CHECKREG r7, 0x000000A2;
  103. R0 += 48;
  104. R1 += 49;
  105. R2 += 50;
  106. R3 += 51;
  107. R4 += 52;
  108. R5 += 53;
  109. R6 += 54;
  110. R7 += 55;
  111. CHECKREG r0, 0x000000A8;
  112. CHECKREG r1, 0x000000AF;
  113. CHECKREG r2, 0x000000B6;
  114. CHECKREG r3, 0x000000BD;
  115. CHECKREG r4, 0x000000C4;
  116. CHECKREG r5, 0x000000CB;
  117. CHECKREG r6, 0x000000D2;
  118. CHECKREG r7, 0x000000D9;
  119. R0 += 56;
  120. R1 += 57;
  121. R2 += 58;
  122. R3 += 59;
  123. R4 += 60;
  124. R5 += 61;
  125. R6 += 62;
  126. R7 += 63;
  127. CHECKREG r0, 0x000000E0;
  128. CHECKREG r1, 0x000000E8;
  129. CHECKREG r2, 0x000000F0;
  130. CHECKREG r3, 0x000000F8;
  131. CHECKREG r4, 0x00000100;
  132. CHECKREG r5, 0x00000108;
  133. CHECKREG r6, 0x00000110;
  134. CHECKREG r7, 0x00000118;
  135. pass