c_dsp32mac_pair_a1a0_s.s 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306
  1. //Original:/proj/frio/dv/testcases/core/c_dsp32mac_pair_a1a0_s/c_dsp32mac_pair_a1a0_s.dsp
  2. // Spec Reference: dsp32mac pair a1a0 S
  3. # mach: bfin
  4. .include "testutils.inc"
  5. start
  6. A1 = A0 = 0;
  7. // The result accumulated in A , and stored to a reg half
  8. imm32 r0, 0x63545abd;
  9. imm32 r1, 0x86bcfec7;
  10. imm32 r2, 0xa8645679;
  11. imm32 r3, 0x00860007;
  12. imm32 r4, 0xefb86569;
  13. imm32 r5, 0x1235860b;
  14. imm32 r6, 0x000c086d;
  15. imm32 r7, 0x678e0086;
  16. R7 = ( A1 += R1.L * R0.L ), R6 = ( A0 = R1.L * R0.L ) (S2RND);
  17. P1 = A1.w;
  18. P2 = A0.w;
  19. R1 = ( A1 = R2.L * R3.L ), R0 = ( A0 = R2.H * R3.L ) (S2RND);
  20. P3 = A1.w;
  21. P4 = A0.w;
  22. R3 = ( A1 = R7.L * R4.L ), R2 = ( A0 += R7.H * R4.H ) (S2RND);
  23. P5 = A1.w;
  24. SP = A0.w;
  25. R5 = ( A1 += R6.L * R5.L ), R4 = ( A0 += R6.L * R5.H ) (S2RND);
  26. FP = A1.w;
  27. CHECKREG r0, 0xFFF66AF0;
  28. CHECKREG r1, 0x0009753C;
  29. CHECKREG r2, 0x00675E70;
  30. CHECKREG r3, 0x5E8D5630;
  31. CHECKREG r4, 0x116128E0;
  32. CHECKREG r5, 0xECD7B7C0;
  33. CHECKREG r6, 0xFE443BAC;
  34. CHECKREG r7, 0xFE443BAC;
  35. CHECKREG p1, 0xFF221DD6;
  36. CHECKREG p2, 0xFF221DD6;
  37. CHECKREG p3, 0x0004BA9E;
  38. CHECKREG p4, 0xFFFB3578;
  39. CHECKREG p5, 0x2F46AB18;
  40. CHECKREG sp, 0x0033AF38;
  41. CHECKREG fp, 0xF66BDBE0;
  42. imm32 r0, 0x98764abd;
  43. imm32 r1, 0xa1bcf4c7;
  44. imm32 r2, 0xa1145649;
  45. imm32 r3, 0x00010005;
  46. imm32 r4, 0xefbc1569;
  47. imm32 r5, 0x1235010b;
  48. imm32 r6, 0x000c001d;
  49. imm32 r7, 0x678e0001;
  50. A0 = R2;
  51. A1 = R3;
  52. R5 = ( A1 += R1.L * R0.H ), R4 = ( A0 = R1.L * R0.L ) (S2RND);
  53. P1 = A1.w;
  54. P2 = A0.w;
  55. R1 = ( A1 = R2.L * R3.H ), R0 = ( A0 = R2.H * R3.L ) (S2RND);
  56. P2 = A0.w;
  57. P3 = A1.w;
  58. P4 = A0.w;
  59. R3 = ( A1 = R4.L * R5.H ), R2 = ( A0 += R4.H * R5.H ) (S2RND);
  60. P5 = A1.w;
  61. SP = A0.w;
  62. R1 = ( A1 += R6.L * R7.H ), R0 = ( A0 += R6.L * R7.H ) (S2RND);
  63. FP = A0.w;
  64. CHECKREG r0, 0xFC6F3BF8;
  65. CHECKREG r1, 0xFCAF6688;
  66. CHECKREG r2, 0xFC404FA0;
  67. CHECKREG r3, 0xFC807A30;
  68. CHECKREG r4, 0xF2E4F3AC;
  69. CHECKREG r5, 0x1229EEF2;
  70. CHECKREG r6, 0x000C001D;
  71. CHECKREG r7, 0x678E0001;
  72. CHECKREG p1, 0x0914F779;
  73. CHECKREG p2, 0xFFFC4AC8;
  74. CHECKREG p3, 0x0000AC92;
  75. CHECKREG p4, 0xFFFC4AC8;
  76. CHECKREG p5, 0xFE403D18;
  77. CHECKREG sp, 0xFE2027D0;
  78. CHECKREG fp, 0xFE379DFC;
  79. imm32 r0, 0x7136459d;
  80. imm32 r1, 0xabd69ec7;
  81. imm32 r2, 0x71145679;
  82. imm32 r3, 0x08010007;
  83. imm32 r4, 0xef9c1569;
  84. imm32 r5, 0x1225010b;
  85. imm32 r6, 0x0003401d;
  86. imm32 r7, 0x678e0561;
  87. A0 = R0;
  88. A1 = R1;
  89. R5 = ( A1 += R1.H * R0.L ), R4 = ( A0 = R1.L * R0.L ) (S2RND);
  90. P1 = A1.w;
  91. P2 = A0.w;
  92. R7 = ( A1 = R2.H * R3.L ), R6 = ( A0 = R2.H * R3.L ) (S2RND);
  93. P3 = A1.w;
  94. P4 = A0.w;
  95. R1 = ( A1 = R4.H * R5.L ), R0 = ( A0 += R4.H * R5.H ) (S2RND);
  96. P5 = A1.w;
  97. SP = A0.w;
  98. R5 = ( A1 += R6.H * R7.L ), R4 = ( A0 += R6.L * R7.H ) (S2RND);
  99. FP = A0.w;
  100. CHECKREG r0, 0x7FFFFFFF;
  101. CHECKREG r1, 0x00000000;
  102. CHECKREG r2, 0x71145679;
  103. CHECKREG r3, 0x08010007;
  104. CHECKREG r4, 0x7FFFFFFF;
  105. CHECKREG r5, 0x0011A900;
  106. CHECKREG r6, 0x000C5E30;
  107. CHECKREG r7, 0x000C5E30;
  108. CHECKREG p1, 0x7E10BF43;
  109. CHECKREG p2, 0xCB200616;
  110. CHECKREG p3, 0x00062F18;
  111. CHECKREG p5, 0x00000000;
  112. CHECKREG p4, 0x00062F18;
  113. CHECKREG sp, 0x69C62F18;
  114. CHECKREG fp, 0x69CF0398;
  115. imm32 r0, 0x123489bd;
  116. imm32 r1, 0x91bcfec7;
  117. imm32 r2, 0xa9145679;
  118. imm32 r3, 0xd0910007;
  119. imm32 r4, 0xedb91569;
  120. imm32 r5, 0xd235910b;
  121. imm32 r6, 0x0d0c0999;
  122. imm32 r7, 0x67de0009;
  123. A0 = R0;
  124. A1 = R1;
  125. R1 = ( A1 += R5.H * R3.H ), R0 = ( A0 = R5.L * R3.L ) (S2RND);
  126. P1 = A1.w;
  127. P2 = A0.w;
  128. R3 = ( A1 = R2.H * R1.H ), R2 = ( A0 = R2.H * R1.L ) (S2RND);
  129. P3 = A1.w;
  130. P4 = A0.w;
  131. R5 = ( A1 = R7.H * R0.H ), R4 = ( A0 += R7.H * R0.H ) (S2RND);
  132. P5 = A1.w;
  133. SP = A0.w;
  134. R7 = ( A1 += R4.H * R6.H ), R6 = ( A0 += R4.L * R6.H ) (S2RND);
  135. FP = A0.w;
  136. CHECKREG r0, 0xFFF3DD34;
  137. CHECKREG r1, 0x80000000;
  138. CHECKREG r2, 0x00000000;
  139. CHECKREG r3, 0x7FFFFFFF;
  140. CHECKREG r4, 0xFFEAE6E8;
  141. CHECKREG r5, 0xFFEAE6E8;
  142. CHECKREG r6, 0xFACD5268;
  143. CHECKREG r7, 0xFFE66AC8;
  144. CHECKREG p1, 0xA2B53ED1;
  145. CHECKREG p2, 0xFFF9EE9A;
  146. CHECKREG p3, 0x56EC0000;
  147. CHECKREG p4, 0x00000000;
  148. CHECKREG p5, 0xFFF57374;
  149. CHECKREG sp, 0xFFF57374;
  150. CHECKREG fp, 0xFD66A934;
  151. imm32 r0, 0x63545abd;
  152. imm32 r1, 0x86bcfec7;
  153. imm32 r2, 0xa8645679;
  154. imm32 r3, 0x00860007;
  155. imm32 r4, 0xefb86569;
  156. imm32 r5, 0x1235860b;
  157. imm32 r6, 0x000c086d;
  158. imm32 r7, 0x678e0086;
  159. A0 = R0;
  160. A1 = R1;
  161. R7 = ( A1 += R1.L * R0.L ) (M), R6 = ( A0 = R1.L * R0.L ) (S2RND);
  162. P1 = A1.w;
  163. P2 = A0.w;
  164. R1 = ( A1 -= R2.L * R3.L ) (M), R0 = ( A0 = R2.H * R3.L ) (S2RND);
  165. P3 = A1.w;
  166. P4 = A0.w;
  167. R3 = ( A1 -= R7.L * R4.L ) (M), R2 = ( A0 += R7.H * R4.H ) (S2RND);
  168. P5 = A1.w;
  169. SP = A0.w;
  170. R5 = ( A1 += R6.L * R5.L ) (M), R4 = ( A0 += R6.L * R5.H ) (S2RND);
  171. FP = A0.w;
  172. CHECKREG r0, 0xFFF66AF0;
  173. CHECKREG r1, 0x80000000;
  174. CHECKREG r2, 0x20866AF0;
  175. CHECKREG r3, 0x80000000;
  176. CHECKREG r4, 0x31803560;
  177. CHECKREG r5, 0x80000000;
  178. CHECKREG r6, 0xFE443BAC;
  179. CHECKREG r7, 0x80000000;
  180. CHECKREG p1, 0x864E0DB2;
  181. CHECKREG p2, 0xFF221DD6;
  182. CHECKREG p3, 0x864BB063;
  183. CHECKREG p4, 0xFFFB3578;
  184. CHECKREG p5, 0x864BB063;
  185. CHECKREG sp, 0x10433578;
  186. CHECKREG fp, 0x18C01AB0;
  187. imm32 r0, 0x98764abd;
  188. imm32 r1, 0xa1bcf4c7;
  189. imm32 r2, 0xa1145649;
  190. imm32 r3, 0x00010005;
  191. imm32 r4, 0xefbc1569;
  192. imm32 r5, 0x1235010b;
  193. imm32 r6, 0x000c001d;
  194. imm32 r7, 0x678e0001;
  195. A0 = R0;
  196. A1 = R1;
  197. R5 = A1, R4 = ( A0 = R3.L * R0.L ) (S2RND);
  198. P1 = A1.w;
  199. P2 = A0.w;
  200. R1 = A1, R0 = ( A0 = R2.H * R1.L ) (S2RND);
  201. P3 = A1.w;
  202. P4 = A0.w;
  203. R3 = A1, R2 = ( A0 += R7.H * R5.H ) (S2RND);
  204. P5 = A1.w;
  205. SP = A0.w;
  206. R1 = A1, R0 = ( A0 += R4.L * R6.H ) (S2RND);
  207. FP = A1.w;
  208. CHECKREG r0, 0x80000000;
  209. CHECKREG r1, 0x80000000;
  210. CHECKREG r2, 0x80000000;
  211. CHECKREG r3, 0x80000000;
  212. CHECKREG r4, 0x0005D6C4;
  213. CHECKREG r5, 0x80000000;
  214. CHECKREG r6, 0x000C001D;
  215. CHECKREG r7, 0x678E0001;
  216. CHECKREG p1, 0xA1BCF4C7;
  217. CHECKREG p2, 0x0002EB62;
  218. CHECKREG p3, 0xA1BCF4C7;
  219. CHECKREG p4, 0x08528D18;
  220. CHECKREG p5, 0xA1BCF4C7;
  221. CHECKREG sp, 0xA0C48D18;
  222. CHECKREG fp, 0xA1BCF4C7;
  223. imm32 r0, 0x7136459d;
  224. imm32 r1, 0xabd69ec7;
  225. imm32 r2, 0x71145679;
  226. imm32 r3, 0x08010007;
  227. imm32 r4, 0xef9c1569;
  228. imm32 r5, 0x1225010b;
  229. imm32 r6, 0x0003401d;
  230. imm32 r7, 0x678e0561;
  231. A0 = R0;
  232. A1 = R1;
  233. R5 = ( A1 += R1.H * R6.L ) (M), R4 = ( A0 = R1.L * R6.L ) (S2RND);
  234. P1 = A1.w;
  235. P2 = A0.w;
  236. R7 = A1, R6 = ( A0 -= R4.H * R3.L ) (S2RND);
  237. P3 = A1.w;
  238. P4 = A0.w;
  239. R1 = ( A1 = R2.H * R5.L ) (M), R0 = ( A0 += R2.H * R5.H ) (S2RND);
  240. P5 = A1.w;
  241. SP = A0.w;
  242. R5 = A1, R4 = ( A0 += R0.L * R7.H ) (S2RND);
  243. FP = A1.w;
  244. CHECKREG r0, 0x80000000;
  245. CHECKREG r1, 0x00000000;
  246. CHECKREG r2, 0x71145679;
  247. CHECKREG r3, 0x08010007;
  248. CHECKREG r4, 0x80000000;
  249. CHECKREG r5, 0x00000000;
  250. CHECKREG r6, 0x9EA59954;
  251. CHECKREG r7, 0x80000000;
  252. CHECKREG p1, 0x96C29605;
  253. CHECKREG p2, 0xCF4D7916;
  254. CHECKREG p3, 0x96C29605;
  255. CHECKREG p4, 0xCF52CCAA;
  256. CHECKREG p5, 0x00000000;
  257. CHECKREG sp, 0x5E3ECCAA;
  258. CHECKREG fp, 0x00000000;
  259. imm32 r0, 0x123489bd;
  260. imm32 r1, 0x91bcfec7;
  261. imm32 r2, 0xa9145679;
  262. imm32 r3, 0xd0910007;
  263. imm32 r4, 0xedb91569;
  264. imm32 r5, 0xd235910b;
  265. imm32 r6, 0x0d0c0999;
  266. imm32 r7, 0x67de0009;
  267. A0 = R0;
  268. A1 = R1;
  269. R1 = A1, R0 = ( A0 -= R5.L * R3.L ) (S2RND);
  270. P1 = A1.w;
  271. P2 = A0.w;
  272. R3 = ( A1 -= R2.H * R1.H ) (M), R2 = ( A0 = R2.H * R1.L ) (S2RND);
  273. P3 = A1.w;
  274. P4 = A0.w;
  275. R5 = ( A1 = R7.H * R0.H ) (M), R4 = ( A0 -= R7.H * R0.H ) (S2RND);
  276. P5 = A0.w;
  277. SP = A1.w;
  278. R7 = A1, R6 = ( A0 += R4.L * R6.H ) (S2RND);
  279. FP = A0.w;
  280. CHECKREG r0, 0x24753646;
  281. CHECKREG r1, 0x80000000;
  282. CHECKREG r2, 0x00000000;
  283. CHECKREG r3, 0x80000000;
  284. CHECKREG r4, 0xC4D53E28;
  285. CHECKREG r5, 0x1D9560EC;
  286. CHECKREG r6, 0xD18105A8;
  287. CHECKREG r7, 0x1D9560EC;
  288. CHECKREG p1, 0x91BCFEC7;
  289. CHECKREG p2, 0x123A9B23;
  290. CHECKREG p3, 0xBD32FEC7;
  291. CHECKREG p4, 0x00000000;
  292. CHECKREG p5, 0xE26A9F14;
  293. CHECKREG sp, 0x0ECAB076;
  294. CHECKREG fp, 0xE8C082D4;
  295. pass