123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185 |
- //Original:/testcases/core/c_dspldst_st_dr_i/c_dspldst_st_dr_i.dsp
- // Spec Reference: c_dspldst st_dr_i
- # mach: bfin
- .include "testutils.inc"
- start
- imm32 r0, 0x0a234507;
- imm32 r1, 0x1b345618;
- imm32 r2, 0x2c456729;
- imm32 r3, 0x3d56783a;
- imm32 r4, 0x4e67894b;
- imm32 r5, 0x5f789a5c;
- imm32 r6, 0x6089ab6d;
- imm32 r7, 0x719abc7e;
- loadsym i0, DATA_ADDR_3;
- loadsym i1, DATA_ADDR_4;
- loadsym i2, DATA_ADDR_5;
- loadsym i3, DATA_ADDR_6;
- [ I0 ] = R0;
- [ I1 ] = R1;
- [ I2 ] = R2;
- [ I3 ] = R3;
- R4 = [ I0 ];
- R5 = [ I1 ];
- R6 = [ I2 ];
- R7 = [ I3 ];
- CHECKREG r4, 0x0a234507;
- CHECKREG r5, 0x1b345618;
- CHECKREG r6, 0x2c456729;
- CHECKREG r7, 0x3d56783a;
- imm32 r4, 0x4e67894b;
- imm32 r5, 0x5f789a5c;
- imm32 r6, 0x6089ab6d;
- imm32 r7, 0x719abc7e;
- [ I0 ] = R1;
- [ I1 ] = R2;
- [ I2 ] = R3;
- [ I3 ] = R4;
- R4 = [ I0 ];
- R5 = [ I1 ];
- R6 = [ I2 ];
- R7 = [ I3 ];
- CHECKREG r4, 0x1b345618;
- CHECKREG r5, 0x2c456729;
- CHECKREG r6, 0x3d56783a;
- CHECKREG r7, 0x4e67894b;
- imm32 r4, 0x4e67894b;
- imm32 r5, 0x5f789a5c;
- imm32 r6, 0x6089ab6d;
- imm32 r7, 0x719abc7e;
- [ I0 ] = R2;
- [ I1 ] = R3;
- [ I2 ] = R4;
- [ I3 ] = R5;
- R4 = [ I0 ];
- R5 = [ I1 ];
- R6 = [ I2 ];
- R7 = [ I3 ];
- CHECKREG r4, 0x2c456729;
- CHECKREG r5, 0x3d56783a;
- CHECKREG r6, 0x4e67894b;
- CHECKREG r7, 0x5f789a5c;
- imm32 r4, 0x4e67894b;
- imm32 r5, 0x5f789a5c;
- imm32 r6, 0x6089ab6d;
- imm32 r7, 0x719abc7e;
- [ I0 ] = R3;
- [ I1 ] = R4;
- [ I2 ] = R5;
- [ I3 ] = R6;
- R4 = [ I0 ];
- R5 = [ I1 ];
- R6 = [ I2 ];
- R7 = [ I3 ];
- CHECKREG r4, 0x3d56783a;
- CHECKREG r5, 0x4e67894b;
- CHECKREG r6, 0x5f789a5c;
- CHECKREG r7, 0x6089ab6d;
- imm32 r4, 0x4e67894b;
- imm32 r5, 0x5f789a5c;
- imm32 r6, 0x6089ab6d;
- imm32 r7, 0x719abc7e;
- [ I0 ] = R4;
- [ I1 ] = R5;
- [ I2 ] = R6;
- [ I3 ] = R7;
- R0 = [ I0 ];
- R1 = [ I1 ];
- R2 = [ I2 ];
- R3 = [ I3 ];
- CHECKREG r0, 0x4e67894b;
- CHECKREG r1, 0x5f789a5c;
- CHECKREG r2, 0x6089ab6d;
- CHECKREG r3, 0x719abc7e;
- pass
- // Pre-load memory with known data
- // More data is defined than will actually be used
- .data
- DATA_ADDR_3:
- .dd 0x00010203
- .dd 0x04050607
- .dd 0x08090A0B
- .dd 0x0C0D0E0F
- .dd 0x10111213
- .dd 0x14151617
- .dd 0x18191A1B
- .dd 0x1C1D1E1F
- DATA_ADDR_4:
- .dd 0x20212223
- .dd 0x24252627
- .dd 0x28292A2B
- .dd 0x2C2D2E2F
- .dd 0x30313233
- .dd 0x34353637
- .dd 0x38393A3B
- .dd 0x3C3D3E3F
- DATA_ADDR_5:
- .dd 0x40414243
- .dd 0x44454647
- .dd 0x48494A4B
- .dd 0x4C4D4E4F
- .dd 0x50515253
- .dd 0x54555657
- .dd 0x58595A5B
- .dd 0x5C5D5E5F
- DATA_ADDR_6:
- .dd 0x60616263
- .dd 0x64656667
- .dd 0x68696A6B
- .dd 0x6C6D6E6F
- .dd 0x70717273
- .dd 0x74757677
- .dd 0x78797A7B
- .dd 0x7C7D7E7F
- DATA_ADDR_7:
- .dd 0x80818283
- .dd 0x84858687
- .dd 0x88898A8B
- .dd 0x8C8D8E8F
- .dd 0x90919293
- .dd 0x94959697
- .dd 0x98999A9B
- .dd 0x9C9D9E9F
- DATA_ADDR_8:
- .dd 0xA0A1A2A3
- .dd 0xA4A5A6A7
- .dd 0xA8A9AAAB
- .dd 0xACADAEAF
- .dd 0xB0B1B2B3
- .dd 0xB4B5B6B7
- .dd 0xB8B9BABB
- .dd 0xBCBDBEBF
- .dd 0xC0C1C2C3
- .dd 0xC4C5C6C7
- .dd 0xC8C9CACB
- .dd 0xCCCDCECF
- .dd 0xD0D1D2D3
- .dd 0xD4D5D6D7
- .dd 0xD8D9DADB
- .dd 0xDCDDDEDF
- .dd 0xE0E1E2E3
- .dd 0xE4E5E6E7
- .dd 0xE8E9EAEB
- .dd 0xECEDEEEF
- .dd 0xF0F1F2F3
- .dd 0xF4F5F6F7
- .dd 0xF8F9FAFB
- .dd 0xFCFDFEFF
|