c_ldimmhalf_l_pr.s 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576
  1. //Original:/proj/frio/dv/testcases/core/c_ldimmhalf_l_pr/c_ldimmhalf_l_pr.dsp
  2. // Spec Reference: ldimmhalf l preg
  3. # mach: bfin
  4. .include "testutils.inc"
  5. start
  6. INIT_R_REGS -1;
  7. INIT_P_REGS -1;
  8. imm32 sp, 0xffffffff;
  9. imm32 fp, 0xffffffff;
  10. // test Preg
  11. P1.L = 0x0003;
  12. P2.L = 0x0005;
  13. P3.L = 0x0007;
  14. P4.L = 0x0009;
  15. P5.L = 0x000b;
  16. FP.L = 0x000d;
  17. SP.L = 0x000f;
  18. CHECKREG p1, 0xffff0003;
  19. CHECKREG p2, 0xffff0005;
  20. CHECKREG p3, 0xffff0007;
  21. CHECKREG p4, 0xffff0009;
  22. CHECKREG p5, 0xffff000b;
  23. CHECKREG fp, 0xffff000d;
  24. CHECKREG sp, 0xffff000f;
  25. P1.L = 0x0030;
  26. P2.L = 0x0050;
  27. P3.L = 0x0070;
  28. P4.L = 0x0090;
  29. P5.L = 0x00b0;
  30. FP.L = 0x00d0;
  31. SP.L = 0x00f0;
  32. //CHECKREG p0, 0x00000010;
  33. CHECKREG p1, 0xffff0030;
  34. CHECKREG p2, 0xffff0050;
  35. CHECKREG p3, 0xffff0070;
  36. CHECKREG p4, 0xffff0090;
  37. CHECKREG p5, 0xffff00b0;
  38. CHECKREG fp, 0xffff00d0;
  39. CHECKREG sp, 0xffff00f0;
  40. P1.L = 0x0300;
  41. P2.L = 0x0500;
  42. P3.L = 0x0700;
  43. P4.L = 0x0900;
  44. P5.L = 0x0b00;
  45. FP.L = 0x0d00;
  46. SP.L = 0x0f00;
  47. CHECKREG p1, 0xffff0300;
  48. CHECKREG p2, 0xffff0500;
  49. CHECKREG p3, 0xffff0700;
  50. CHECKREG p4, 0xffff0900;
  51. CHECKREG p5, 0xffff0b00;
  52. CHECKREG fp, 0xffff0d00;
  53. CHECKREG sp, 0xffff0f00;
  54. P1.L = 0x3000;
  55. P2.L = 0x5000;
  56. P3.L = 0x7000;
  57. P4.L = 0x9000;
  58. P5.L = 0xb000;
  59. FP.L = 0xd000;
  60. SP.L = 0xf000;
  61. CHECKREG p1, 0xffff3000;
  62. CHECKREG p2, 0xffff5000;
  63. CHECKREG p3, 0xffff7000;
  64. CHECKREG p4, 0xffff9000;
  65. CHECKREG p5, 0xffffb000;
  66. CHECKREG fp, 0xffffd000;
  67. CHECKREG sp, 0xfffff000;
  68. pass