123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544 |
- # frv testcase for cmcpxru $GRi,$GRj,$GRk,$CCi,$cond
- # mach: frv fr500 fr400
- .include "testutils.inc"
- start
- .global cmcpxru
- cmcpxru:
- set_spr_immed 0x1b1b,cccr
- set_fr_iimmed 4,2,fr7 ; multiply small numbers
- set_fr_iimmed 5,3,fr8
- cmcpxru fr7,fr8,acc0,cc0,1
- test_accg_immed 0,accg0
- test_acc_immed 14,acc0
- set_fr_iimmed 1,2,fr7 ; multiply by 1
- set_fr_iimmed 3,1,fr8
- cmcpxru fr7,fr8,acc0,cc0,1
- test_accg_immed 0,accg0
- test_acc_immed 1,acc0
- set_fr_iimmed 0,2,fr7 ; multiply by 0
- set_fr_iimmed 2,0,fr8
- cmcpxru fr7,fr8,acc0,cc0,1
- test_accg_immed 0,accg0
- test_acc_immed 0,acc0
- set_fr_iimmed 0x3fff,1,fr7 ; 15 bit result
- set_fr_iimmed 2,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc0,1
- test_accg_immed 0,accg0
- test_acc_limmed 0x0000,0x7ffd,acc0
- set_fr_iimmed 0x4000,1,fr7 ; 16 bit result
- set_fr_iimmed 4,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc0,1
- test_accg_immed 0,accg0
- test_acc_limmed 0x0000,0xffff,acc0
- set_fr_iimmed 0x8000,1,fr7 ; 17 bit result
- set_fr_iimmed 4,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc0,1
- test_accg_immed 0,accg0
- test_acc_immed 0x0001ffff,acc0
- set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
- set_fr_iimmed 0x7fff,0x7fff,fr8
- cmcpxru fr7,fr8,acc0,cc4,1
- test_accg_immed 0,accg0
- test_acc_immed 0x3fff0001,acc0
- set_fr_iimmed 0x8000,0x8000,fr7 ; max positive result
- set_fr_iimmed 0x8000,0x0000,fr8
- cmcpxru fr7,fr8,acc0,cc4,1
- test_accg_immed 0,accg0
- test_acc_limmed 0x4000,0x0000,acc0
- set_fr_iimmed 0xffff,0x0000,fr7 ; max positive result
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc4,1
- test_accg_immed 0,accg0
- test_acc_limmed 0xfffe,0x0001,acc0
- set_fr_iimmed 0x0000,0x0001,fr7 ; saturation
- set_fr_iimmed 0xffff,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc4,1
- test_spr_bits 0x3c,2,0x8,msr0 ; msr0.sie is set
- test_spr_bits 2,1,1,msr0 ; msr0.ovf is set
- test_spr_bits 1,0,1,msr0 ; msr0.aovf is set
- test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt is set
- test_accg_immed 0,accg0
- test_acc_immed 0,acc0
- set_fr_iimmed 0x0000,0xffff,fr7 ; saturation
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc4,1
- test_spr_bits 0x3c,2,0x8,msr0 ; msr0.sie is set
- test_spr_bits 2,1,1,msr0 ; msr0.ovf is set
- test_spr_bits 1,0,1,msr0 ; msr0.aovf is set
- test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt is set
- test_accg_immed 0,accg0
- test_acc_immed 0,acc0
- set_fr_iimmed 0xfffe,0xffff,fr7 ; saturation
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc4,1
- test_spr_bits 0x3c,2,0x8,msr0 ; msr0.sie is set
- test_spr_bits 2,1,1,msr0 ; msr0.ovf is set
- test_spr_bits 1,0,1,msr0 ; msr0.aovf is set
- test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt is set
- test_accg_immed 0,accg0
- test_acc_immed 0,acc0
- set_fr_iimmed 4,2,fr7 ; multiply small numbers
- set_fr_iimmed 5,3,fr8
- cmcpxru fr7,fr8,acc0,cc1,0
- test_accg_immed 0,accg0
- test_acc_immed 14,acc0
- set_fr_iimmed 1,2,fr7 ; multiply by 1
- set_fr_iimmed 3,1,fr8
- cmcpxru fr7,fr8,acc0,cc1,0
- test_accg_immed 0,accg0
- test_acc_immed 1,acc0
- set_fr_iimmed 0,2,fr7 ; multiply by 0
- set_fr_iimmed 2,0,fr8
- cmcpxru fr7,fr8,acc0,cc1,0
- test_accg_immed 0,accg0
- test_acc_immed 0,acc0
- set_fr_iimmed 0x3fff,1,fr7 ; 15 bit result
- set_fr_iimmed 2,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc1,0
- test_accg_immed 0,accg0
- test_acc_limmed 0x0000,0x7ffd,acc0
- set_fr_iimmed 0x4000,1,fr7 ; 16 bit result
- set_fr_iimmed 4,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc1,0
- test_accg_immed 0,accg0
- test_acc_limmed 0x0000,0xffff,acc0
- set_fr_iimmed 0x8000,1,fr7 ; 17 bit result
- set_fr_iimmed 4,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc1,0
- test_accg_immed 0,accg0
- test_acc_immed 0x0001ffff,acc0
- set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
- set_fr_iimmed 0x7fff,0x7fff,fr8
- cmcpxru fr7,fr8,acc0,cc5,0
- test_accg_immed 0,accg0
- test_acc_immed 0x3fff0001,acc0
- set_fr_iimmed 0x8000,0x8000,fr7 ; max positive result
- set_fr_iimmed 0x8000,0x0000,fr8
- cmcpxru fr7,fr8,acc0,cc5,0
- test_accg_immed 0,accg0
- test_acc_limmed 0x4000,0x0000,acc0
- set_fr_iimmed 0xffff,0x0000,fr7 ; max positive result
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc5,0
- test_accg_immed 0,accg0
- test_acc_limmed 0xfffe,0x0001,acc0
- set_fr_iimmed 0x0000,0x0001,fr7 ; saturation
- set_fr_iimmed 0xffff,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc5,0
- test_spr_bits 0x3c,2,0x8,msr0 ; msr0.sie is set
- test_spr_bits 2,1,1,msr0 ; msr0.ovf is set
- test_spr_bits 1,0,1,msr0 ; msr0.aovf is set
- test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt is set
- test_accg_immed 0,accg0
- test_acc_immed 0,acc0
- set_fr_iimmed 0x0000,0xffff,fr7 ; saturation
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc5,0
- test_spr_bits 0x3c,2,0x8,msr0 ; msr0.sie is set
- test_spr_bits 2,1,1,msr0 ; msr0.ovf is set
- test_spr_bits 1,0,1,msr0 ; msr0.aovf is set
- test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt is set
- test_accg_immed 0,accg0
- test_acc_immed 0,acc0
- set_fr_iimmed 0xfffe,0xffff,fr7 ; saturation
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc5,0
- test_spr_bits 0x3c,2,0x8,msr0 ; msr0.sie is set
- test_spr_bits 2,1,1,msr0 ; msr0.ovf is set
- test_spr_bits 1,0,1,msr0 ; msr0.aovf is set
- test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt is set
- test_accg_immed 0,accg0
- test_acc_immed 0,acc0
- set_spr_immed 0,msr0
- set_spr_immed 0,msr1
- set_accg_immed 0x00000011,accg0
- set_acc_immed 0x11111111,acc0
- set_fr_iimmed 4,2,fr7 ; multiply small numbers
- set_fr_iimmed 5,3,fr8
- cmcpxru fr7,fr8,acc0,cc0,0
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 1,2,fr7 ; multiply by 1
- set_fr_iimmed 3,1,fr8
- cmcpxru fr7,fr8,acc0,cc0,0
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0,2,fr7 ; multiply by 0
- set_fr_iimmed 2,0,fr8
- cmcpxru fr7,fr8,acc0,cc0,0
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x3fff,1,fr7 ; 15 bit result
- set_fr_iimmed 2,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc0,0
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x4000,1,fr7 ; 16 bit result
- set_fr_iimmed 4,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc0,0
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x8000,1,fr7 ; 17 bit result
- set_fr_iimmed 4,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc0,0
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
- set_fr_iimmed 0x7fff,0x7fff,fr8
- cmcpxru fr7,fr8,acc0,cc4,0
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x8000,0x8000,fr7 ; max positive result
- set_fr_iimmed 0x8000,0x0000,fr8
- cmcpxru fr7,fr8,acc0,cc4,0
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0xffff,0x0000,fr7 ; max positive result
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc4,0
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x0000,0x0001,fr7 ; saturation
- set_fr_iimmed 0xffff,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc4,0
- test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is clear
- test_spr_bits 2,1,0,msr0 ; msr0.ovf is clear
- test_spr_bits 2,1,0,msr1 ; msr1.ovf is clear
- test_spr_bits 1,0,0,msr0 ; msr0.aovf is clear
- test_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is clear
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x0000,0xffff,fr7 ; saturation
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc4,0
- test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is clear
- test_spr_bits 2,1,0,msr0 ; msr0.ovf is clear
- test_spr_bits 2,1,0,msr1 ; msr1.ovf is clear
- test_spr_bits 1,0,0,msr0 ; msr0.aovf is clear
- test_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is clear
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0xfffe,0xffff,fr7 ; saturation
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc4,0
- test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is clear
- test_spr_bits 2,1,0,msr0 ; msr0.ovf is clear
- test_spr_bits 2,1,0,msr1 ; msr1.ovf is clear
- test_spr_bits 1,0,0,msr0 ; msr0.aovf is clear
- test_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is clear
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_spr_immed 0,msr0
- set_spr_immed 0,msr1
- set_accg_immed 0x00000011,accg0
- set_acc_immed 0x11111111,acc0
- set_fr_iimmed 4,2,fr7 ; multiply small numbers
- set_fr_iimmed 5,3,fr8
- cmcpxru fr7,fr8,acc0,cc1,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 1,2,fr7 ; multiply by 1
- set_fr_iimmed 3,1,fr8
- cmcpxru fr7,fr8,acc0,cc1,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0,2,fr7 ; multiply by 0
- set_fr_iimmed 2,0,fr8
- cmcpxru fr7,fr8,acc0,cc1,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x3fff,1,fr7 ; 15 bit result
- set_fr_iimmed 2,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc1,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x4000,1,fr7 ; 16 bit result
- set_fr_iimmed 4,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc1,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x8000,1,fr7 ; 17 bit result
- set_fr_iimmed 4,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc1,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
- set_fr_iimmed 0x7fff,0x7fff,fr8
- cmcpxru fr7,fr8,acc0,cc5,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x8000,0x8000,fr7 ; max positive result
- set_fr_iimmed 0x8000,0x0000,fr8
- cmcpxru fr7,fr8,acc0,cc5,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0xffff,0x0000,fr7 ; max positive result
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc5,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x0000,0x0001,fr7 ; saturation
- set_fr_iimmed 0xffff,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc5,1
- test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is clear
- test_spr_bits 2,1,0,msr0 ; msr0.ovf is clear
- test_spr_bits 2,1,0,msr1 ; msr1.ovf is clear
- test_spr_bits 1,0,0,msr0 ; msr0.aovf is clear
- test_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is clear
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x0000,0xffff,fr7 ; saturation
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc5,1
- test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is clear
- test_spr_bits 2,1,0,msr0 ; msr0.ovf is clear
- test_spr_bits 2,1,0,msr1 ; msr1.ovf is clear
- test_spr_bits 1,0,0,msr0 ; msr0.aovf is clear
- test_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is clear
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0xfffe,0xffff,fr7 ; saturation
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc5,1
- test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is clear
- test_spr_bits 2,1,0,msr0 ; msr0.ovf is clear
- test_spr_bits 2,1,0,msr1 ; msr1.ovf is clear
- test_spr_bits 1,0,0,msr0 ; msr0.aovf is clear
- test_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is clear
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_spr_immed 0,msr0
- set_spr_immed 0,msr1
- set_accg_immed 0x00000011,accg0
- set_acc_immed 0x11111111,acc0
- set_fr_iimmed 4,2,fr7 ; multiply small numbers
- set_fr_iimmed 5,3,fr8
- cmcpxru fr7,fr8,acc0,cc2,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 1,2,fr7 ; multiply by 1
- set_fr_iimmed 3,1,fr8
- cmcpxru fr7,fr8,acc0,cc2,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0,2,fr7 ; multiply by 0
- set_fr_iimmed 2,0,fr8
- cmcpxru fr7,fr8,acc0,cc2,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x3fff,1,fr7 ; 15 bit result
- set_fr_iimmed 2,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc2,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x4000,1,fr7 ; 16 bit result
- set_fr_iimmed 4,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc2,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x8000,1,fr7 ; 17 bit result
- set_fr_iimmed 4,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc2,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
- set_fr_iimmed 0x7fff,0x7fff,fr8
- cmcpxru fr7,fr8,acc0,cc6,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x8000,0x8000,fr7 ; max positive result
- set_fr_iimmed 0x8000,0x0000,fr8
- cmcpxru fr7,fr8,acc0,cc6,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0xffff,0x0000,fr7 ; max positive result
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc6,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x0000,0x0001,fr7 ; saturation
- set_fr_iimmed 0xffff,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc6,1
- test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is clear
- test_spr_bits 2,1,0,msr0 ; msr0.ovf is clear
- test_spr_bits 2,1,0,msr1 ; msr1.ovf is clear
- test_spr_bits 1,0,0,msr0 ; msr0.aovf is clear
- test_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is clear
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x0000,0xffff,fr7 ; saturation
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc6,1
- test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is clear
- test_spr_bits 2,1,0,msr0 ; msr0.ovf is clear
- test_spr_bits 2,1,0,msr1 ; msr1.ovf is clear
- test_spr_bits 1,0,0,msr0 ; msr0.aovf is clear
- test_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is clear
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0xfffe,0xffff,fr7 ; saturation
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc6,1
- test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is clear
- test_spr_bits 2,1,0,msr0 ; msr0.ovf is clear
- test_spr_bits 2,1,0,msr1 ; msr1.ovf is clear
- test_spr_bits 1,0,0,msr0 ; msr0.aovf is clear
- test_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is clear
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- ;
- set_spr_immed 0,msr0
- set_spr_immed 0,msr1
- set_accg_immed 0x00000011,accg0
- set_acc_immed 0x11111111,acc0
- set_fr_iimmed 4,2,fr7 ; multiply small numbers
- set_fr_iimmed 5,3,fr8
- cmcpxru fr7,fr8,acc0,cc3,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 1,2,fr7 ; multiply by 1
- set_fr_iimmed 3,1,fr8
- cmcpxru fr7,fr8,acc0,cc3,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0,2,fr7 ; multiply by 0
- set_fr_iimmed 2,0,fr8
- cmcpxru fr7,fr8,acc0,cc3,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x3fff,1,fr7 ; 15 bit result
- set_fr_iimmed 2,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc3,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x4000,1,fr7 ; 16 bit result
- set_fr_iimmed 4,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc3,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x8000,1,fr7 ; 17 bit result
- set_fr_iimmed 4,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc3,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
- set_fr_iimmed 0x7fff,0x7fff,fr8
- cmcpxru fr7,fr8,acc0,cc7,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x8000,0x8000,fr7 ; max positive result
- set_fr_iimmed 0x8000,0x0000,fr8
- cmcpxru fr7,fr8,acc0,cc7,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0xffff,0x0000,fr7 ; max positive result
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc7,1
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x0000,0x0001,fr7 ; saturation
- set_fr_iimmed 0xffff,0x0001,fr8
- cmcpxru fr7,fr8,acc0,cc7,1
- test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is clear
- test_spr_bits 2,1,0,msr0 ; msr0.ovf is clear
- test_spr_bits 2,1,0,msr1 ; msr1.ovf is clear
- test_spr_bits 1,0,0,msr0 ; msr0.aovf is clear
- test_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is clear
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0x0000,0xffff,fr7 ; saturation
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc7,1
- test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is clear
- test_spr_bits 2,1,0,msr0 ; msr0.ovf is clear
- test_spr_bits 2,1,0,msr1 ; msr1.ovf is clear
- test_spr_bits 1,0,0,msr0 ; msr0.aovf is clear
- test_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is clear
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- set_fr_iimmed 0xfffe,0xffff,fr7 ; saturation
- set_fr_iimmed 0xffff,0xffff,fr8
- cmcpxru fr7,fr8,acc0,cc7,1
- test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is clear
- test_spr_bits 2,1,0,msr0 ; msr0.ovf is clear
- test_spr_bits 2,1,0,msr1 ; msr1.ovf is clear
- test_spr_bits 1,0,0,msr0 ; msr0.aovf is clear
- test_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is clear
- test_accg_immed 0x00000011,accg0
- test_acc_immed 0x11111111,acc0
- pass
|