Home Esplora Aiuto
Registrati Accedi
akucxy
/
binutils-gdb
1
0
Forka 0
File Problemi 0 Pull Requests 0 Wiki
Ramo (Branch): master
Rami (Branch) Tag
binutils-gdb
/
sim
/
testsuite
/
frv
/
fcbnelr.cgs

fcbnelr.cgs 4.0 KB
Permalink Cronologia Originale

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274 
  1. # frv testcase for fcbnelr $FCCi,$ccond,$hint
    2. 

  2. # mach: all
    3. 

  3. 

  4. 	.include "testutils.inc"
    5. 

  5. 

  6. 	start
    7. 

  7. 

  8. 	.global fcbnelr
    9. 

  9. fcbnelr:
    10. 

  10. 	; ccond is true
    11. 

  11. 	set_spr_immed	128,lcr
    12. 

  12. 	set_spr_addr	bad,lr
    13. 

  13. 	set_fcc		0x0 0
    14. 

  14. 	fcbnelr		fcc0,0,0
    15. 

  15. 

  16. 	set_spr_addr	ok2,lr
    17. 

  17. 	set_fcc		0x1 1
    18. 

  18. 	fcbnelr		fcc1,0,1
    19. 

  19. 	fail
    20. 

  20. ok2:
    21. 

  21. 	set_spr_addr	ok3,lr
    22. 

  22. 	set_fcc		0x2 2
    23. 

  23. 	fcbnelr		fcc2,0,2
    24. 

  24. 	fail
    25. 

  25. ok3:
    26. 

  26. 	set_spr_addr	ok4,lr
    27. 

  27. 	set_fcc		0x3 3
    28. 

  28. 	fcbnelr		fcc3,0,3
    29. 

  29. 	fail
    30. 

  30. ok4:
    31. 

  31. 	set_spr_addr	ok5,lr
    32. 

  32. 	set_fcc		0x4 0
    33. 

  33. 	fcbnelr		fcc0,0,0
    34. 

  34. 	fail
    35. 

  35. ok5:
    36. 

  36. 	set_spr_addr	ok6,lr
    37. 

  37. 	set_fcc		0x5 1
    38. 

  38. 	fcbnelr		fcc1,0,1
    39. 

  39. 	fail
    40. 

  40. ok6:
    41. 

  41. 	set_spr_addr	ok7,lr
    42. 

  42. 	set_fcc		0x6 2
    43. 

  43. 	fcbnelr		fcc2,0,2
    44. 

  44. 	fail
    45. 

  45. ok7:
    46. 

  46. 	set_spr_addr	ok8,lr
    47. 

  47. 	set_fcc		0x7 3
    48. 

  48. 	fcbnelr		fcc3,0,3
    49. 

  49. 	fail
    50. 

  50. ok8:
    51. 

  51. 	set_spr_addr	bad,lr
    52. 

  52. 	set_fcc		0x8 0
    53. 

  53. 	fcbnelr		fcc0,0,0
    54. 

  54. 

  55. 	set_spr_addr	oka,lr
    56. 

  56. 	set_fcc		0x9 1
    57. 

  57. 	fcbnelr		fcc1,0,1
    58. 

  58. 	fail
    59. 

  59. oka:
    60. 

  60. 	set_spr_addr	okb,lr
    61. 

  61. 	set_fcc		0xa 2
    62. 

  62. 	fcbnelr		fcc2,0,2
    63. 

  63. 	fail
    64. 

  64. okb:
    65. 

  65. 	set_spr_addr	okc,lr
    66. 

  66. 	set_fcc		0xb 3
    67. 

  67. 	fcbnelr		fcc3,0,3
    68. 

  68. 	fail
    69. 

  69. okc:
    70. 

  70. 	set_spr_addr	okd,lr
    71. 

  71. 	set_fcc		0xc 0
    72. 

  72. 	fcbnelr		fcc0,0,0
    73. 

  73. 	fail
    74. 

  74. okd:
    75. 

  75. 	set_spr_addr	oke,lr
    76. 

  76. 	set_fcc		0xd 1
    77. 

  77. 	fcbnelr		fcc1,0,1
    78. 

  78. 	fail
    79. 

  79. oke:
    80. 

  80. 	set_spr_addr	okf,lr
    81. 

  81. 	set_fcc		0xe 2
    82. 

  82. 	fcbnelr		fcc2,0,2
    83. 

  83. 	fail
    84. 

  84. okf:
    85. 

  85. 	set_spr_addr	okg,lr
    86. 

  86. 	set_fcc		0xf 3
    87. 

  87. 	fcbnelr		fcc3,0,3
    88. 

  88. 	fail
    89. 

  89. okg:
    90. 

  90. 

  91. 	; ccond is true
    92. 

  92. 	set_spr_immed	1,lcr
    93. 

  93. 	set_spr_addr	bad,lr
    94. 

  94. 	set_fcc		0x0 0
    95. 

  95. 	fcbnelr		fcc0,1,0
    96. 

  96. 

  97. 	set_spr_immed	1,lcr
    98. 

  98. 	set_spr_addr	oki,lr
    99. 

  99. 	set_fcc		0x1 1
    100. 

  100. 	fcbnelr		fcc1,1,1
    101. 

  101. 	fail
    102. 

  102. oki:
    103. 

  103. 	set_spr_immed	1,lcr
    104. 

  104. 	set_spr_addr	okj,lr
    105. 

  105. 	set_fcc		0x2 2
    106. 

  106. 	fcbnelr		fcc2,1,2
    107. 

  107. 	fail
    108. 

  108. okj:
    109. 

  109. 	set_spr_immed	1,lcr
    110. 

  110. 	set_spr_addr	okk,lr
    111. 

  111. 	set_fcc		0x3 3
    112. 

  112. 	fcbnelr		fcc3,1,3
    113. 

  113. 	fail
    114. 

  114. okk:
    115. 

  115. 	set_spr_immed	1,lcr
    116. 

  116. 	set_spr_addr	okl,lr
    117. 

  117. 	set_fcc		0x4 0
    118. 

  118. 	fcbnelr		fcc0,1,0
    119. 

  119. 	fail
    120. 

  120. okl:
    121. 

  121. 	set_spr_immed	1,lcr
    122. 

  122. 	set_spr_addr	okm,lr
    123. 

  123. 	set_fcc		0x5 1
    124. 

  124. 	fcbnelr		fcc1,1,1
    125. 

  125. 	fail
    126. 

  126. okm:
    127. 

  127. 	set_spr_immed	1,lcr
    128. 

  128. 	set_spr_addr	okn,lr
    129. 

  129. 	set_fcc		0x6 2
    130. 

  130. 	fcbnelr		fcc2,1,2
    131. 

  131. 	fail
    132. 

  132. okn:
    133. 

  133. 	set_spr_immed	1,lcr
    134. 

  134. 	set_spr_addr	oko,lr
    135. 

  135. 	set_fcc		0x7 3
    136. 

  136. 	fcbnelr		fcc3,1,3
    137. 

  137. 	fail
    138. 

  138. oko:
    139. 

  139. 	set_spr_immed	1,lcr
    140. 

  140. 	set_spr_addr	bad,lr
    141. 

  141. 	set_fcc		0x8 0
    142. 

  142. 	fcbnelr		fcc0,1,0
    143. 

  143. 

  144. 	set_spr_immed	1,lcr
    145. 

  145. 	set_spr_addr	okq,lr
    146. 

  146. 	set_fcc		0x9 1
    147. 

  147. 	fcbnelr		fcc1,1,1
    148. 

  148. 	fail
    149. 

  149. okq:
    150. 

  150. 	set_spr_immed	1,lcr
    151. 

  151. 	set_spr_addr	okr,lr
    152. 

  152. 	set_fcc		0xa 2
    153. 

  153. 	fcbnelr		fcc2,1,2
    154. 

  154. 	fail
    155. 

  155. okr:
    156. 

  156. 	set_spr_immed	1,lcr
    157. 

  157. 	set_spr_addr	oks,lr
    158. 

  158. 	set_fcc		0xb 3
    159. 

  159. 	fcbnelr		fcc3,1,3
    160. 

  160. 	fail
    161. 

  161. oks:
    162. 

  162. 	set_spr_immed	1,lcr
    163. 

  163. 	set_spr_addr	okt,lr
    164. 

  164. 	set_fcc		0xc 0
    165. 

  165. 	fcbnelr		fcc0,1,0
    166. 

  166. 	fail
    167. 

  167. okt:
    168. 

  168. 	set_spr_immed	1,lcr
    169. 

  169. 	set_spr_addr	oku,lr
    170. 

  170. 	set_fcc		0xd 1
    171. 

  171. 	fcbnelr		fcc1,1,1
    172. 

  172. 	fail
    173. 

  173. oku:
    174. 

  174. 	set_spr_immed	1,lcr
    175. 

  175. 	set_spr_addr	okv,lr
    176. 

  176. 	set_fcc		0xe 2
    177. 

  177. 	fcbnelr		fcc2,1,2
    178. 

  178. 	fail
    179. 

  179. okv:
    180. 

  180. 	set_spr_immed	1,lcr
    181. 

  181. 	set_spr_addr	okw,lr
    182. 

  182. 	set_fcc		0xf 3
    183. 

  183. 	fcbnelr		fcc3,1,3
    184. 

  184. 	fail
    185. 

  185. okw:
    186. 

  186. 	; ccond is false
    187. 

  187. 	set_spr_immed	128,lcr
    188. 

  188. 

  189. 	set_fcc		0x0 0
    190. 

  190. 	fcbnelr	fcc0,1,0
    191. 

  191. 	set_fcc		0x1 1
    192. 

  192. 	fcbnelr	fcc1,1,1
    193. 

  193. 	set_fcc		0x2 2
    194. 

  194. 	fcbnelr	fcc2,1,2
    195. 

  195. 	set_fcc		0x3 3
    196. 

  196. 	fcbnelr	fcc3,1,3
    197. 

  197. 	set_fcc		0x4 0
    198. 

  198. 	fcbnelr	fcc0,1,0
    199. 

  199. 	set_fcc		0x5 1
    200. 

  200. 	fcbnelr	fcc1,1,1
    201. 

  201. 	set_fcc		0x6 2
    202. 

  202. 	fcbnelr	fcc2,1,2
    203. 

  203. 	set_fcc		0x7 3
    204. 

  204. 	fcbnelr	fcc3,1,3
    205. 

  205. 	set_fcc		0x8 0
    206. 

  206. 	fcbnelr	fcc0,1,0
    207. 

  207. 	set_fcc		0x9 1
    208. 

  208. 	fcbnelr	fcc1,1,1
    209. 

  209. 	set_fcc		0xa 2
    210. 

  210. 	fcbnelr	fcc2,1,2
    211. 

  211. 	set_fcc		0xb 3
    212. 

  212. 	fcbnelr	fcc3,1,3
    213. 

  213. 	set_fcc		0xc 0
    214. 

  214. 	fcbnelr	fcc0,1,0
    215. 

  215. 	set_fcc		0xd 1
    216. 

  216. 	fcbnelr	fcc1,1,1
    217. 

  217. 	set_fcc		0xe 2
    218. 

  218. 	fcbnelr	fcc2,1,2
    219. 

  219. 	set_fcc		0xf 3
    220. 

  220. 	fcbnelr	fcc3,1,3
    221. 

  221. 

  222. 	; ccond is false
    223. 

  223. 	set_spr_immed	1,lcr
    224. 

  224. 	set_fcc		0x0 0
    225. 

  225. 	fcbnelr	fcc0,0,0
    226. 

  226. 	set_spr_immed	1,lcr
    227. 

  227. 	set_fcc		0x1 1
    228. 

  228. 	fcbnelr	fcc1,0,1
    229. 

  229. 	set_spr_immed	1,lcr
    230. 

  230. 	set_fcc		0x2 2
    231. 

  231. 	fcbnelr	fcc2,0,2
    232. 

  232. 	set_spr_immed	1,lcr
    233. 

  233. 	set_fcc		0x3 3
    234. 

  234. 	fcbnelr	fcc3,0,3
    235. 

  235. 	set_spr_immed	1,lcr
    236. 

  236. 	set_fcc		0x4 0
    237. 

  237. 	fcbnelr	fcc0,0,0
    238. 

  238. 	set_spr_immed	1,lcr
    239. 

  239. 	set_fcc		0x5 1
    240. 

  240. 	fcbnelr	fcc1,0,1
    241. 

  241. 	set_spr_immed	1,lcr
    242. 

  242. 	set_fcc		0x6 2
    243. 

  243. 	fcbnelr	fcc2,0,2
    244. 

  244. 	set_spr_immed	1,lcr
    245. 

  245. 	set_fcc		0x7 3
    246. 

  246. 	fcbnelr	fcc3,0,3
    247. 

  247. 	set_spr_immed	1,lcr
    248. 

  248. 	set_fcc		0x8 0
    249. 

  249. 	fcbnelr	fcc0,0,0
    250. 

  250. 	set_spr_immed	1,lcr
    251. 

  251. 	set_fcc		0x9 1
    252. 

  252. 	fcbnelr	fcc1,0,1
    253. 

  253. 	set_spr_immed	1,lcr
    254. 

  254. 	set_fcc		0xa 2
    255. 

  255. 	fcbnelr	fcc2,0,2
    256. 

  256. 	set_spr_immed	1,lcr
    257. 

  257. 	set_fcc		0xb 3
    258. 

  258. 	fcbnelr	fcc3,0,3
    259. 

  259. 	set_spr_immed	1,lcr
    260. 

  260. 	set_fcc		0xc 0
    261. 

  261. 	fcbnelr	fcc0,0,0
    262. 

  262. 	set_spr_immed	1,lcr
    263. 

  263. 	set_fcc		0xd 1
    264. 

  264. 	fcbnelr	fcc1,0,1
    265. 

  265. 	set_spr_immed	1,lcr
    266. 

  266. 	set_fcc		0xe 2
    267. 

  267. 	fcbnelr	fcc2,0,2
    268. 

  268. 	set_spr_immed	1,lcr
    269. 

  269. 	set_fcc		0xf 3
    270. 

  270. 	fcbnelr	fcc3,0,3
    271. 

  271. 

  272. 	pass
    273. 

  273. bad:
    274. 

  274. 	fail
    275.