fckug.cgs 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990
  1. # frv testcase for fckug $FCCi,$CCj_float
  2. # mach: all
  3. .include "testutils.inc"
  4. start
  5. .global fckug
  6. fckug:
  7. set_spr_immed 0x1b1b,cccr
  8. set_fcc 0x0 0
  9. fckug fcc0,cc3
  10. test_spr_immed 0x1b9b,cccr
  11. set_spr_immed 0x1b1b,cccr
  12. set_fcc 0x1 0
  13. fckug fcc0,cc3
  14. test_spr_immed 0x1bdb,cccr
  15. set_spr_immed 0x1b1b,cccr
  16. set_fcc 0x2 0
  17. fckug fcc0,cc3
  18. test_spr_immed 0x1bdb,cccr
  19. set_spr_immed 0x1b1b,cccr
  20. set_fcc 0x3 0
  21. fckug fcc0,cc3
  22. test_spr_immed 0x1bdb,cccr
  23. set_spr_immed 0x1b1b,cccr
  24. set_fcc 0x4 0
  25. fckug fcc0,cc3
  26. test_spr_immed 0x1b9b,cccr
  27. set_spr_immed 0x1b1b,cccr
  28. set_fcc 0x5 0
  29. fckug fcc0,cc3
  30. test_spr_immed 0x1bdb,cccr
  31. set_spr_immed 0x1b1b,cccr
  32. set_fcc 0x6 0
  33. fckug fcc0,cc3
  34. test_spr_immed 0x1bdb,cccr
  35. set_spr_immed 0x1b1b,cccr
  36. set_fcc 0x7 0
  37. fckug fcc0,cc3
  38. test_spr_immed 0x1bdb,cccr
  39. set_spr_immed 0x1b1b,cccr
  40. set_fcc 0x8 0
  41. fckug fcc0,cc3
  42. test_spr_immed 0x1b9b,cccr
  43. set_spr_immed 0x1b1b,cccr
  44. set_fcc 0x9 0
  45. fckug fcc0,cc3
  46. test_spr_immed 0x1bdb,cccr
  47. set_spr_immed 0x1b1b,cccr
  48. set_fcc 0xa 0
  49. fckug fcc0,cc3
  50. test_spr_immed 0x1bdb,cccr
  51. set_spr_immed 0x1b1b,cccr
  52. set_fcc 0xb 0
  53. fckug fcc0,cc3
  54. test_spr_immed 0x1bdb,cccr
  55. set_spr_immed 0x1b1b,cccr
  56. set_fcc 0xc 0
  57. fckug fcc0,cc3
  58. test_spr_immed 0x1b9b,cccr
  59. set_spr_immed 0x1b1b,cccr
  60. set_fcc 0xd 0
  61. fckug fcc0,cc3
  62. test_spr_immed 0x1bdb,cccr
  63. set_spr_immed 0x1b1b,cccr
  64. set_fcc 0xe 0
  65. fckug fcc0,cc3
  66. test_spr_immed 0x1bdb,cccr
  67. set_spr_immed 0x1b1b,cccr
  68. set_fcc 0xf 0
  69. fckug fcc0,cc3
  70. test_spr_immed 0x1bdb,cccr
  71. pass