tige.cgs 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101
  1. # frv testcase for tige $ICCi_2,$GRi,$s12
  2. # mach: all
  3. .include "testutils.inc"
  4. start
  5. .global tige
  6. tige:
  7. and_spr_immed -4081,tbr ; clear tbr.tt
  8. set_gr_spr tbr,gr7
  9. inc_gr_immed 2112,gr7 ; address of exception handler
  10. set_bctrlr_0_0 gr7 ; bctrlr 0,0
  11. set_spr_immed 128,lcr
  12. set_gr_immed 0,gr7
  13. set_psr_et 1
  14. set_spr_addr ok0,lr
  15. set_icc 0x0 0
  16. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  17. fail
  18. ok0:
  19. set_psr_et 1
  20. set_spr_addr ok1,lr
  21. set_icc 0x1 0
  22. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  23. fail
  24. ok1:
  25. set_spr_addr bad,lr
  26. set_icc 0x2 0
  27. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  28. set_spr_addr bad,lr
  29. set_icc 0x3 0
  30. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  31. set_psr_et 1
  32. set_spr_addr ok4,lr
  33. set_icc 0x4 0
  34. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  35. fail
  36. ok4:
  37. set_psr_et 1
  38. set_spr_addr ok5,lr
  39. set_icc 0x5 0
  40. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  41. fail
  42. ok5:
  43. set_psr_et 1
  44. set_spr_addr bad,lr
  45. set_icc 0x6 0
  46. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  47. set_spr_addr bad,lr
  48. set_icc 0x7 0
  49. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  50. set_spr_addr bad,lr
  51. set_icc 0x8 0
  52. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  53. set_spr_addr bad,lr
  54. set_icc 0x9 0
  55. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  56. set_psr_et 1
  57. set_spr_addr oka,lr
  58. set_icc 0xa 0
  59. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  60. fail
  61. oka:
  62. set_psr_et 1
  63. set_spr_addr okb,lr
  64. set_icc 0xb 0
  65. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  66. fail
  67. okb:
  68. set_spr_addr bad,lr
  69. set_icc 0xc 0
  70. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  71. set_spr_addr bad,lr
  72. set_icc 0xd 0
  73. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  74. set_psr_et 1
  75. set_spr_addr oke,lr
  76. set_icc 0xe 0
  77. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  78. fail
  79. oke:
  80. set_psr_et 1
  81. set_spr_addr okf,lr
  82. set_icc 0xf 0
  83. tige icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
  84. fail
  85. okf:
  86. pass
  87. bad:
  88. fail