fadd.s 1.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475
  1. # sh testcase for fadd
  2. # mach: sh
  3. # as(sh): -defsym sim_cpu=0
  4. .include "testutils.inc"
  5. start
  6. fadd_freg_freg_b0:
  7. set_grs_a5a5
  8. set_fprs_a5a5
  9. bank0
  10. fldi1 fr0
  11. fldi1 fr1
  12. fadd fr0, fr1
  13. assert_fpreg_i 2 fr1
  14. fldi0 fr0
  15. fldi1 fr1
  16. fadd fr0, fr1
  17. assert_fpreg_i 1 fr1
  18. fldi1 fr0
  19. fldi0 fr1
  20. fadd fr0, fr1
  21. assert_fpreg_i 1 fr1
  22. test_grs_a5a5
  23. assert_fpreg_i 1 fr0
  24. test_fpr_a5a5 fr2
  25. test_fpr_a5a5 fr3
  26. test_fpr_a5a5 fr4
  27. test_fpr_a5a5 fr5
  28. test_fpr_a5a5 fr6
  29. test_fpr_a5a5 fr7
  30. test_fpr_a5a5 fr8
  31. test_fpr_a5a5 fr9
  32. test_fpr_a5a5 fr10
  33. test_fpr_a5a5 fr11
  34. test_fpr_a5a5 fr12
  35. test_fpr_a5a5 fr13
  36. test_fpr_a5a5 fr14
  37. test_fpr_a5a5 fr15
  38. fadd_dreg_dreg_b0:
  39. set_grs_a5a5
  40. set_fprs_a5a5
  41. double_prec
  42. fldi1 fr0
  43. fldi1 fr2
  44. flds fr0, fpul
  45. fcnvsd fpul, dr0
  46. flds fr2, fpul
  47. fcnvsd fpul, dr2
  48. fadd dr0, dr2
  49. fcnvds dr2, fpul
  50. fsts fpul, fr0
  51. test_grs_a5a5
  52. assert_fpreg_i 2, fr0
  53. assert_dpreg_i 2, dr2
  54. test_fpr_a5a5 fr4
  55. test_fpr_a5a5 fr5
  56. test_fpr_a5a5 fr6
  57. test_fpr_a5a5 fr7
  58. test_fpr_a5a5 fr8
  59. test_fpr_a5a5 fr9
  60. test_fpr_a5a5 fr10
  61. test_fpr_a5a5 fr11
  62. test_fpr_a5a5 fr12
  63. test_fpr_a5a5 fr13
  64. test_fpr_a5a5 fr14
  65. test_fpr_a5a5 fr15
  66. pass
  67. exit 0