Home Verkennen Help
Registreren Inloggen
akucxy
/
binutils-gdb
1
0
Vork 0
Bestanden Issues 0 Pull-aanvragen 0 Wiki
Aftakking: master
Aftakkingen Labels
binutils-gdb
/
sim
/
testsuite
/
sh
/
pshlr.s

pshlr.s 2.5 KB
Permalink Geschiedenis Ruwe

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151 
  1. # sh testcase for pshl <reg>
    2. 

  2. # mach: shdsp
    3. 

  3. # as(shdsp):	-defsym sim_cpu=1 -dsp 
    4. 

  4. 

  5. 	.include "testutils.inc"
    6. 

  6. 

  7. 	start
    8. 

  8. 

  9. pshl_reg:			! shift arithmetic, register operand
    10. 

  10. 	set_grs_a5a5
    11. 

  11. 	lds	r0, a0
    12. 

  12. 	pcopy	a0, a1
    13. 

  13. 	lds	r0, x0
    14. 

  14. 	lds	r0, x1
    15. 

  15. 	lds	r0, y0
    16. 

  16. 	lds	r0, y1
    17. 

  17. 	pcopy	x0, m0
    18. 

  18. 	pcopy	y1, m1
    19. 

  19. 

  20. 	set_sreg 0x10000, x0
    21. 

  21. 	set_sreg 0x0, y0
    22. 

  22. 	pshl	x0, y0, x0
    23. 

  23. 	assert_sreg	0x10000, x0
    24. 

  24. 	pneg	y0, y0
    25. 

  25. 	pshl	x0, y0, x0
    26. 

  26. 	assert_sreg	0x10000, x0
    27. 

  27. 

  28. 	set_sreg 0x10000, y0
    29. 

  29. 	pshl	x0, y0, x0
    30. 

  30. 	assert_sreg	0x20000, x0
    31. 

  31. 	pneg	y0, y0
    32. 

  32. 	pshl	x0, y0, x0
    33. 

  33. 	assert_sreg	0x10000, x0
    34. 

  34. 

  35. 	set_sreg 0x20000, y0
    36. 

  36. 	pshl	x0, y0, x0
    37. 

  37. 	assert_sreg	0x40000, x0
    38. 

  38. 	pneg	y0, y0
    39. 

  39. 	pshl	x0, y0, x0
    40. 

  40. 	assert_sreg	0x10000, x0
    41. 

  41. 

  42. 	set_sreg 0x30000, y0
    43. 

  43. 	pshl	x0, y0, x0
    44. 

  44. 	assert_sreg	0x80000, x0
    45. 

  45. 	pneg	y0, y0
    46. 

  46. 	pshl	x0, y0, x0
    47. 

  47. 	assert_sreg	0x10000, x0
    48. 

  48. 

  49. 	set_sreg 0x40000, y0
    50. 

  50. 	pshl	x0, y0, x0
    51. 

  51. 	assert_sreg	0x100000, x0
    52. 

  52. 	pneg	y0, y0
    53. 

  53. 	pshl	x0, y0, x0
    54. 

  54. 	assert_sreg	0x10000, x0
    55. 

  55. 

  56. 	set_sreg 0x50000, y0
    57. 

  57. 	pshl	x0, y0, x0
    58. 

  58. 	assert_sreg	0x200000, x0
    59. 

  59. 	pneg	y0, y0
    60. 

  60. 	pshl	x0, y0, x0
    61. 

  61. 	assert_sreg	0x10000, x0
    62. 

  62. 

  63. 	set_sreg 0x60000, y0
    64. 

  64. 	pshl	x0, y0, x0
    65. 

  65. 	assert_sreg	0x400000, x0
    66. 

  66. 	pneg	y0, y0
    67. 

  67. 	pshl	x0, y0, x0
    68. 

  68. 	assert_sreg	0x10000, x0
    69. 

  69. 

  70. 	set_sreg 0x70000, y0
    71. 

  71. 	pshl	x0, y0, x0
    72. 

  72. 	assert_sreg	0x800000, x0
    73. 

  73. 	pneg	y0, y0
    74. 

  74. 	pshl	x0, y0, x0
    75. 

  75. 	assert_sreg	0x10000, x0
    76. 

  76. 

  77. 	set_sreg 0x80000, y0
    78. 

  78. 	pshl	x0, y0, x0
    79. 

  79. 	assert_sreg	0x1000000, x0
    80. 

  80. 	pneg	y0, y0
    81. 

  81. 	pshl	x0, y0, x0
    82. 

  82. 	assert_sreg	0x10000, x0
    83. 

  83. 

  84. 	set_sreg 0x90000, y0
    85. 

  85. 	pshl	x0, y0, x0
    86. 

  86. 	assert_sreg	0x2000000, x0
    87. 

  87. 	pneg	y0, y0
    88. 

  88. 	pshl	x0, y0, x0
    89. 

  89. 	assert_sreg	0x10000, x0
    90. 

  90. 

  91. 	set_sreg 0xa0000, y0
    92. 

  92. 	pshl	x0, y0, x0
    93. 

  93. 	assert_sreg	0x4000000, x0
    94. 

  94. 	pneg	y0, y0
    95. 

  95. 	pshl	x0, y0, x0
    96. 

  96. 	assert_sreg	0x10000, x0
    97. 

  97. 

  98. 	set_sreg 0xb0000, y0
    99. 

  99. 	pshl	x0, y0, x0
    100. 

  100. 	assert_sreg	0x8000000, x0
    101. 

  101. 	pneg	y0, y0
    102. 

  102. 	pshl	x0, y0, x0
    103. 

  103. 	assert_sreg	0x10000, x0
    104. 

  104. 

  105. 	set_sreg 0xc0000, y0
    106. 

  106. 	pshl	x0, y0, x0
    107. 

  107. 	assert_sreg	0x10000000, x0
    108. 

  108. 	pneg	y0, y0
    109. 

  109. 	pshl	x0, y0, x0
    110. 

  110. 	assert_sreg	0x10000, x0
    111. 

  111. 

  112. 	set_sreg 0xd0000, y0
    113. 

  113. 	pshl	x0, y0, x0
    114. 

  114. 	assert_sreg	0x20000000, x0
    115. 

  115. 	pneg	y0, y0
    116. 

  116. 	pshl	x0, y0, x0
    117. 

  117. 	assert_sreg	0x10000, x0
    118. 

  118. 

  119. 	set_sreg 0xe0000, y0
    120. 

  120. 	pshl	x0, y0, x0
    121. 

  121. 	assert_sreg	0x40000000, x0
    122. 

  122. 	pneg	y0, y0
    123. 

  123. 	pshl	x0, y0, x0
    124. 

  124. 	assert_sreg	0x10000, x0
    125. 

  125. 

  126. 	set_sreg 0xf0000, y0
    127. 

  127. 	pshl	x0, y0, x0
    128. 

  128. 	assert_sreg	0x80000000, x0
    129. 

  129. 	pneg	y0, y0
    130. 

  130. 	pshl	x0, y0, x0
    131. 

  131. 	assert_sreg	0x10000, x0
    132. 

  132. 

  133. 	set_sreg 0x100000, y0
    134. 

  134. 	pshl	x0, y0, x0
    135. 

  135. 	assert_sreg	0x00000000, x0
    136. 

  136. 	pneg	y0, y0
    137. 

  137. 	pshl	x0, y0, x0
    138. 

  138. 	assert_sreg	0x0, x0
    139. 

  139. 

  140. 	test_grs_a5a5
    141. 

  141. 	assert_sreg2	0xa5a5a5a5, a0
    142. 

  142. 	assert_sreg2	0xa5a5a5a5, a1
    143. 

  143. 	assert_sreg	0xa5a5a5a5, x1
    144. 

  144. 	assert_sreg	0xa5a5a5a5, y1
    145. 

  145. 	assert_sreg2	0xa5a5a5a5, m0
    146. 

  146. 	assert_sreg2	0xa5a5a5a5, m1
    147. 

  147. 

  148. 

  149. 	pass
    150. 

  150. 	exit 0
    151. 

  151.