12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277 |
- /* CPU family header for crisv32f.
- THIS FILE IS MACHINE GENERATED WITH CGEN.
- Copyright 1996-2022 Free Software Foundation, Inc.
- This file is part of the GNU simulators.
- This file is free software; you can redistribute it and/or modify
- it under the terms of the GNU General Public License as published by
- the Free Software Foundation; either version 3, or (at your option)
- any later version.
- It is distributed in the hope that it will be useful, but WITHOUT
- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
- License for more details.
- You should have received a copy of the GNU General Public License along
- with this program; if not, see <http://www.gnu.org/licenses/>.
- */
- #ifndef CPU_CRISV32F_H
- #define CPU_CRISV32F_H
- /* Maximum number of instructions that are fetched at a time.
- This is for LIW type instructions sets (e.g. m32r). */
- #define MAX_LIW_INSNS 1
- /* Maximum number of instructions that can be executed in parallel. */
- #define MAX_PARALLEL_INSNS 1
- /* The size of an "int" needed to hold an instruction word.
- This is usually 32 bits, but some architectures needs 64 bits. */
- typedef CGEN_INSN_INT CGEN_INSN_WORD;
- #include "cgen-engine.h"
- /* CPU state information. */
- typedef struct {
- /* Hardware elements. */
- struct {
- /* program counter */
- USI h_pc;
- #define GET_H_PC() CPU (h_pc)
- #define SET_H_PC(x) \
- do { \
- CPU (h_pc) = ANDSI ((x), (~ (1)));\
- ;} while (0)
- /* General purpose registers */
- SI h_gr_acr[16];
- #define GET_H_GR_ACR(a1) CPU (h_gr_acr)[a1]
- #define SET_H_GR_ACR(a1, x) (CPU (h_gr_acr)[a1] = (x))
- /* Special registers for v32 */
- SI h_sr_v32[16];
- #define GET_H_SR_V32(index) (ORIF (ORIF (((index) == (((UINT) 0))), ((index) == (((UINT) 4)))), ((index) == (((UINT) 8))))) ? (0) : (((index) == (((UINT) 1)))) ? (32) : (((index) == (((UINT) 13)))) ? (ORSI (ANDSI (CPU (h_sr_v32[((UINT) 13)]), 1073740800), ORSI (ZEXTBISI (CPU (h_cbit)), ORSI (SLLSI (ZEXTBISI (CPU (h_vbit)), 1), ORSI (SLLSI (ZEXTBISI (CPU (h_zbit)), 2), ORSI (SLLSI (ZEXTBISI (CPU (h_nbit)), 3), ORSI (SLLSI (ZEXTBISI (CPU (h_xbit)), 4), ORSI (SLLSI (ZEXTBISI (GET_H_IBIT ()), 5), ORSI (SLLSI (ZEXTBISI (GET_H_UBIT ()), 6), ORSI (SLLSI (ZEXTBISI (CPU (h_pbit)), 7), ORSI (SLLSI (ZEXTBISI (CPU (h_rbit)), 8), ORSI (SLLSI (ZEXTBISI (CPU (h_sbit)), 9), ORSI (SLLSI (ZEXTBISI (CPU (h_mbit)), 30), ORSI (SLLSI (ZEXTBISI (CPU (h_qbit)), 31), 0)))))))))))))) : (((index) == (((UINT) 14)))) ? (((GET_H_UBIT ()) ? (CPU (h_gr_acr[((UINT) 14)])) : (CPU (h_sr_v32[((UINT) 14)])))) : (CPU (h_sr_v32[index]))
- #define SET_H_SR_V32(index, x) \
- do { \
- if (ORIF (ORIF ((((index)) == (((UINT) 0))), (((index)) == (((UINT) 4)))), ORIF ((((index)) == (((UINT) 8))), (((index)) == (((UINT) 1)))))) {\
- ((void) 0); /*nop*/\
- }\
- else if ((((index)) == (((UINT) 13)))) {\
- {\
- CPU (h_cbit) = ((NESI (ANDSI ((x), ((1) << (0))), 0)) ? (1) : (0));\
- CPU (h_vbit) = ((NESI (ANDSI ((x), ((1) << (1))), 0)) ? (1) : (0));\
- CPU (h_zbit) = ((NESI (ANDSI ((x), ((1) << (2))), 0)) ? (1) : (0));\
- CPU (h_nbit) = ((NESI (ANDSI ((x), ((1) << (3))), 0)) ? (1) : (0));\
- CPU (h_xbit) = ((NESI (ANDSI ((x), ((1) << (4))), 0)) ? (1) : (0));\
- SET_H_IBIT (((NESI (ANDSI ((x), ((1) << (5))), 0)) ? (1) : (0)));\
- SET_H_SBIT (((NESI (ANDSI ((x), ((1) << (9))), 0)) ? (1) : (0)));\
- SET_H_MBIT (((NESI (ANDSI ((x), ((1) << (30))), 0)) ? (1) : (0)));\
- CPU (h_pbit) = ((NESI (ANDSI ((x), ((1) << (7))), 0)) ? (1) : (0));\
- CPU (h_rbit) = ((NESI (ANDSI ((x), ((1) << (8))), 0)) ? (1) : (0));\
- SET_H_QBIT (((NESI (ANDSI ((x), ((1) << (31))), 0)) ? (1) : (0)));\
- SET_H_UBIT (((NESI (ANDSI ((x), ((1) << (6))), 0)) ? (1) : (0)));\
- CPU (h_sr_v32[(index)]) = (x);\
- }\
- }\
- else if ((((index)) == (((UINT) 14)))) {\
- {\
- if (GET_H_UBIT ()) {\
- CPU (h_gr_acr[((UINT) 14)]) = (x);\
- }\
- CPU (h_sr_v32[((UINT) 14)]) = (x);\
- }\
- }\
- else if ((((index)) == (((UINT) 3)))) {\
- if (NOTBI (GET_H_UBIT ())) {\
- CPU (h_sr_v32[((UINT) 3)]) = (x);\
- }\
- }\
- else if ((((index)) == (((UINT) 9)))) {\
- if (NOTBI (GET_H_UBIT ())) {\
- CPU (h_sr_v32[((UINT) 9)]) = (x);\
- }\
- }\
- else if ((((index)) == (((UINT) 2)))) {\
- if (NOTBI (GET_H_UBIT ())) {\
- {\
- crisv32f_write_pid_handler (current_cpu, (x));\
- CPU (h_sr_v32[((UINT) 2)]) = (x);\
- }\
- }\
- }\
- else if ((((index)) == (((UINT) 15)))) {\
- if (NOTBI (GET_H_UBIT ())) {\
- CPU (h_sr_v32[((UINT) 15)]) = (x);\
- }\
- }\
- else {\
- CPU (h_sr_v32[(index)]) = (x);\
- }\
- ;} while (0)
- /* carry bit */
- BI h_cbit;
- #define GET_H_CBIT() CPU (h_cbit)
- #define SET_H_CBIT(x) (CPU (h_cbit) = (x))
- /* overflow bit */
- BI h_vbit;
- #define GET_H_VBIT() CPU (h_vbit)
- #define SET_H_VBIT(x) (CPU (h_vbit) = (x))
- /* zero bit */
- BI h_zbit;
- #define GET_H_ZBIT() CPU (h_zbit)
- #define SET_H_ZBIT(x) (CPU (h_zbit) = (x))
- /* sign bit */
- BI h_nbit;
- #define GET_H_NBIT() CPU (h_nbit)
- #define SET_H_NBIT(x) (CPU (h_nbit) = (x))
- /* extended-arithmetic bit */
- BI h_xbit;
- #define GET_H_XBIT() CPU (h_xbit)
- #define SET_H_XBIT(x) (CPU (h_xbit) = (x))
- /* sequence-broken bit */
- BI h_pbit;
- #define GET_H_PBIT() CPU (h_pbit)
- #define SET_H_PBIT(x) (CPU (h_pbit) = (x))
- /* carry bit for MCP+restore-p bit */
- BI h_rbit;
- #define GET_H_RBIT() CPU (h_rbit)
- #define SET_H_RBIT(x) (CPU (h_rbit) = (x))
- /* guru mode bit */
- BI h_gbit;
- #define GET_H_GBIT() CPU (h_gbit)
- #define SET_H_GBIT(x) (CPU (h_gbit) = (x))
- /* Kernel stack pointer during user mode */
- SI h_kernel_sp;
- #define GET_H_KERNEL_SP() CPU (h_kernel_sp)
- #define SET_H_KERNEL_SP(x) (CPU (h_kernel_sp) = (x))
- /* User mode bit */
- BI h_ubit_v32;
- #define GET_H_UBIT_V32() CPU (h_ubit_v32)
- #define SET_H_UBIT_V32(x) \
- do { \
- {\
- if (ANDIF ((x), NOTBI (CPU (h_ubit_v32)))) {\
- {\
- CPU (h_kernel_sp) = CPU (h_gr_acr[((UINT) 14)]);\
- CPU (h_gr_acr[((UINT) 14)]) = CPU (h_sr_v32[((UINT) 14)]);\
- CPU (h_ubit_v32) = (x);\
- crisv32f_usermode_enabled (current_cpu);\
- }\
- }\
- }\
- ;} while (0)
- /* Interrupt-enable bit */
- BI h_ibit_v32;
- #define GET_H_IBIT_V32() CPU (h_ibit_v32)
- #define SET_H_IBIT_V32(x) \
- do { \
- {\
- if (NOTBI (GET_H_UBIT ())) {\
- {\
- BI tmp_enabled;\
- tmp_enabled = ANDIF ((x), NOTBI (CPU (h_ibit_v32)));\
- CPU (h_ibit_v32) = (x);\
- if (tmp_enabled) {\
- crisv32f_interrupts_enabled (current_cpu);\
- }\
- }\
- }\
- }\
- ;} while (0)
- /* NMI enable bit */
- BI h_mbit;
- #define GET_H_MBIT() CPU (h_mbit)
- #define SET_H_MBIT(x) \
- do { \
- {\
- if (ANDIF ((x), ANDIF (NOTBI (CPU (h_mbit)), NOTBI (GET_H_UBIT ())))) {\
- {\
- CPU (h_mbit) = 1;\
- crisv32f_nmi_enabled (current_cpu);\
- }\
- }\
- }\
- ;} while (0)
- /* Pending single-step bit */
- BI h_qbit;
- #define GET_H_QBIT() CPU (h_qbit)
- #define SET_H_QBIT(x) \
- do { \
- {\
- if (NOTBI (GET_H_UBIT ())) {\
- CPU (h_qbit) = (x);\
- }\
- }\
- ;} while (0)
- /* Cause single step exception on ... [see CRISv32 ref] bit */
- BI h_sbit;
- #define GET_H_SBIT() CPU (h_sbit)
- #define SET_H_SBIT(x) \
- do { \
- {\
- if (NOTBI (GET_H_UBIT ())) {\
- {\
- BI tmp_enabled;\
- tmp_enabled = ANDIF ((x), NOTBI (CPU (h_sbit)));\
- CPU (h_sbit) = (x);\
- if (tmp_enabled) {\
- crisv32f_single_step_enabled (current_cpu);\
- }\
- }\
- }\
- }\
- ;} while (0)
- } hardware;
- #define CPU_CGEN_HW(cpu) (& (cpu)->cpu_data.hardware)
- } CRISV32F_CPU_DATA;
- /* Virtual regs. */
- #define GET_H_V32_V32() 1
- #define SET_H_V32_V32(x) \
- do { \
- cgen_rtx_error (current_cpu, "Can't set h-v32");\
- ;} while (0)
- #define GET_H_GR(index) CPU (h_gr_acr[index])
- #define SET_H_GR(index, x) \
- do { \
- CPU (h_gr_acr[(index)]) = (x);\
- ;} while (0)
- #define GET_H_RAW_GR_ACR(index) CPU (h_gr_acr[index])
- #define SET_H_RAW_GR_ACR(index, x) \
- do { \
- CPU (h_gr_acr[(index)]) = (x);\
- ;} while (0)
- #define GET_H_SR(index) GET_H_SR_V32 (index)
- #define SET_H_SR(index, x) \
- do { \
- SET_H_SR_V32 ((index), (x));\
- ;} while (0)
- #define GET_H_SUPR(index) crisv32f_read_supr (current_cpu, index)
- #define SET_H_SUPR(index, x) \
- do { \
- crisv32f_write_supr (current_cpu, (index), (x));\
- ;} while (0)
- #define GET_H_CBIT_MOVE() GET_H_CBIT_MOVE_V32 ()
- #define SET_H_CBIT_MOVE(x) \
- do { \
- SET_H_CBIT_MOVE_V32 ((x));\
- ;} while (0)
- #define GET_H_CBIT_MOVE_V32() (cgen_rtx_error (current_cpu, "Can't get h-cbit-move on CRISv32"), 0)
- #define SET_H_CBIT_MOVE_V32(x) \
- do { \
- ((void) 0); /*nop*/\
- ;} while (0)
- #define GET_H_VBIT_MOVE() GET_H_VBIT_MOVE_V32 ()
- #define SET_H_VBIT_MOVE(x) \
- do { \
- SET_H_VBIT_MOVE_V32 ((x));\
- ;} while (0)
- #define GET_H_VBIT_MOVE_V32() (cgen_rtx_error (current_cpu, "Can't get h-vbit-move on CRISv32"), 0)
- #define SET_H_VBIT_MOVE_V32(x) \
- do { \
- ((void) 0); /*nop*/\
- ;} while (0)
- #define GET_H_ZBIT_MOVE() GET_H_ZBIT_MOVE_V32 ()
- #define SET_H_ZBIT_MOVE(x) \
- do { \
- SET_H_ZBIT_MOVE_V32 ((x));\
- ;} while (0)
- #define GET_H_ZBIT_MOVE_V32() (cgen_rtx_error (current_cpu, "Can't get h-zbit-move on CRISv32"), 0)
- #define SET_H_ZBIT_MOVE_V32(x) \
- do { \
- ((void) 0); /*nop*/\
- ;} while (0)
- #define GET_H_NBIT_MOVE() GET_H_NBIT_MOVE_V32 ()
- #define SET_H_NBIT_MOVE(x) \
- do { \
- SET_H_NBIT_MOVE_V32 ((x));\
- ;} while (0)
- #define GET_H_NBIT_MOVE_V32() (cgen_rtx_error (current_cpu, "Can't get h-nbit-move on CRISv32"), 0)
- #define SET_H_NBIT_MOVE_V32(x) \
- do { \
- ((void) 0); /*nop*/\
- ;} while (0)
- #define GET_H_IBIT() CPU (h_ibit_v32)
- #define SET_H_IBIT(x) \
- do { \
- SET_H_IBIT_V32 ((x));\
- ;} while (0)
- #define GET_H_UBIT() CPU (h_ubit_v32)
- #define SET_H_UBIT(x) \
- do { \
- SET_H_UBIT_V32 ((x));\
- ;} while (0)
- #define GET_H_INSN_PREFIXED_P() GET_H_INSN_PREFIXED_P_V32 ()
- #define SET_H_INSN_PREFIXED_P(x) \
- do { \
- SET_H_INSN_PREFIXED_P_V32 ((x));\
- ;} while (0)
- #define GET_H_INSN_PREFIXED_P_V32() 0
- #define SET_H_INSN_PREFIXED_P_V32(x) \
- do { \
- ((void) 0); /*nop*/\
- ;} while (0)
- #define GET_H_PREFIXREG_V32() GET_H_GR (((UINT) 15))
- #define SET_H_PREFIXREG_V32(x) \
- do { \
- SET_H_GR (((UINT) 15), (x));\
- ;} while (0)
- /* Cover fns for register access. */
- BI crisv32f_h_v32_v32_get (SIM_CPU *);
- void crisv32f_h_v32_v32_set (SIM_CPU *, BI);
- USI crisv32f_h_pc_get (SIM_CPU *);
- void crisv32f_h_pc_set (SIM_CPU *, USI);
- SI crisv32f_h_gr_get (SIM_CPU *, UINT);
- void crisv32f_h_gr_set (SIM_CPU *, UINT, SI);
- SI crisv32f_h_gr_acr_get (SIM_CPU *, UINT);
- void crisv32f_h_gr_acr_set (SIM_CPU *, UINT, SI);
- SI crisv32f_h_raw_gr_acr_get (SIM_CPU *, UINT);
- void crisv32f_h_raw_gr_acr_set (SIM_CPU *, UINT, SI);
- SI crisv32f_h_sr_get (SIM_CPU *, UINT);
- void crisv32f_h_sr_set (SIM_CPU *, UINT, SI);
- SI crisv32f_h_sr_v32_get (SIM_CPU *, UINT);
- void crisv32f_h_sr_v32_set (SIM_CPU *, UINT, SI);
- SI crisv32f_h_supr_get (SIM_CPU *, UINT);
- void crisv32f_h_supr_set (SIM_CPU *, UINT, SI);
- BI crisv32f_h_cbit_get (SIM_CPU *);
- void crisv32f_h_cbit_set (SIM_CPU *, BI);
- BI crisv32f_h_cbit_move_get (SIM_CPU *);
- void crisv32f_h_cbit_move_set (SIM_CPU *, BI);
- BI crisv32f_h_cbit_move_v32_get (SIM_CPU *);
- void crisv32f_h_cbit_move_v32_set (SIM_CPU *, BI);
- BI crisv32f_h_vbit_get (SIM_CPU *);
- void crisv32f_h_vbit_set (SIM_CPU *, BI);
- BI crisv32f_h_vbit_move_get (SIM_CPU *);
- void crisv32f_h_vbit_move_set (SIM_CPU *, BI);
- BI crisv32f_h_vbit_move_v32_get (SIM_CPU *);
- void crisv32f_h_vbit_move_v32_set (SIM_CPU *, BI);
- BI crisv32f_h_zbit_get (SIM_CPU *);
- void crisv32f_h_zbit_set (SIM_CPU *, BI);
- BI crisv32f_h_zbit_move_get (SIM_CPU *);
- void crisv32f_h_zbit_move_set (SIM_CPU *, BI);
- BI crisv32f_h_zbit_move_v32_get (SIM_CPU *);
- void crisv32f_h_zbit_move_v32_set (SIM_CPU *, BI);
- BI crisv32f_h_nbit_get (SIM_CPU *);
- void crisv32f_h_nbit_set (SIM_CPU *, BI);
- BI crisv32f_h_nbit_move_get (SIM_CPU *);
- void crisv32f_h_nbit_move_set (SIM_CPU *, BI);
- BI crisv32f_h_nbit_move_v32_get (SIM_CPU *);
- void crisv32f_h_nbit_move_v32_set (SIM_CPU *, BI);
- BI crisv32f_h_xbit_get (SIM_CPU *);
- void crisv32f_h_xbit_set (SIM_CPU *, BI);
- BI crisv32f_h_ibit_get (SIM_CPU *);
- void crisv32f_h_ibit_set (SIM_CPU *, BI);
- BI crisv32f_h_pbit_get (SIM_CPU *);
- void crisv32f_h_pbit_set (SIM_CPU *, BI);
- BI crisv32f_h_rbit_get (SIM_CPU *);
- void crisv32f_h_rbit_set (SIM_CPU *, BI);
- BI crisv32f_h_ubit_get (SIM_CPU *);
- void crisv32f_h_ubit_set (SIM_CPU *, BI);
- BI crisv32f_h_gbit_get (SIM_CPU *);
- void crisv32f_h_gbit_set (SIM_CPU *, BI);
- SI crisv32f_h_kernel_sp_get (SIM_CPU *);
- void crisv32f_h_kernel_sp_set (SIM_CPU *, SI);
- BI crisv32f_h_ubit_v32_get (SIM_CPU *);
- void crisv32f_h_ubit_v32_set (SIM_CPU *, BI);
- BI crisv32f_h_ibit_v32_get (SIM_CPU *);
- void crisv32f_h_ibit_v32_set (SIM_CPU *, BI);
- BI crisv32f_h_mbit_get (SIM_CPU *);
- void crisv32f_h_mbit_set (SIM_CPU *, BI);
- BI crisv32f_h_qbit_get (SIM_CPU *);
- void crisv32f_h_qbit_set (SIM_CPU *, BI);
- BI crisv32f_h_sbit_get (SIM_CPU *);
- void crisv32f_h_sbit_set (SIM_CPU *, BI);
- BI crisv32f_h_insn_prefixed_p_get (SIM_CPU *);
- void crisv32f_h_insn_prefixed_p_set (SIM_CPU *, BI);
- BI crisv32f_h_insn_prefixed_p_v32_get (SIM_CPU *);
- void crisv32f_h_insn_prefixed_p_v32_set (SIM_CPU *, BI);
- SI crisv32f_h_prefixreg_v32_get (SIM_CPU *);
- void crisv32f_h_prefixreg_v32_set (SIM_CPU *, SI);
- /* These must be hand-written. */
- extern CPUREG_FETCH_FN crisv32f_fetch_register;
- extern CPUREG_STORE_FN crisv32f_store_register;
- typedef struct {
- UINT prev_prev_prev_modf_regs;
- UINT prev_prev_modf_regs;
- UINT prev_modf_regs;
- UINT modf_regs;
- UINT prev_prev_prev_movem_dest_regs;
- UINT prev_prev_movem_dest_regs;
- UINT prev_movem_dest_regs;
- UINT movem_dest_regs;
- } MODEL_CRISV32_DATA;
- /* Instruction argument buffer. */
- union sem_fields {
- struct { /* no operands */
- int empty;
- } sfmt_empty;
- struct { /* */
- UINT f_u4;
- } sfmt_break;
- struct { /* */
- UINT f_dstsrc;
- } sfmt_setf;
- struct { /* */
- IADDR i_o_word_pcrel;
- UINT f_operand2;
- } sfmt_bcc_w;
- struct { /* */
- IADDR i_o_pcrel;
- UINT f_operand2;
- } sfmt_bcc_b;
- struct { /* */
- unsigned char in_h_sr_SI_13;
- unsigned char out_h_sr_SI_13;
- } sfmt_rfe;
- struct { /* */
- INT f_s8;
- UINT f_operand2;
- unsigned char in_Rd;
- } sfmt_addoq;
- struct { /* */
- ADDR i_const32_pcrel;
- UINT f_operand2;
- unsigned char out_Pd;
- } sfmt_bas_c;
- struct { /* */
- ADDR i_qo;
- UINT f_operand2;
- unsigned char out_Rd;
- } sfmt_lapcq;
- struct { /* */
- ADDR i_const32_pcrel;
- UINT f_operand2;
- unsigned char out_Rd;
- } sfmt_lapc_d;
- struct { /* */
- INT f_indir_pc__dword;
- UINT f_operand2;
- unsigned char out_Pd;
- } sfmt_move_c_sprv32_p2;
- struct { /* */
- INT f_s6;
- UINT f_operand2;
- unsigned char out_Rd;
- } sfmt_moveq;
- struct { /* */
- INT f_indir_pc__dword;
- UINT f_operand2;
- unsigned char in_Rd;
- unsigned char out_Rd;
- } sfmt_bound_cd;
- struct { /* */
- INT f_indir_pc__word;
- UINT f_operand2;
- unsigned char in_Rd;
- unsigned char out_Rd;
- } sfmt_bound_cw;
- struct { /* */
- INT f_indir_pc__byte;
- UINT f_operand2;
- unsigned char in_Rd;
- unsigned char out_Rd;
- } sfmt_bound_cb;
- struct { /* */
- UINT f_operand2;
- UINT f_u5;
- unsigned char in_Rd;
- unsigned char out_Rd;
- } sfmt_asrq;
- struct { /* */
- INT f_s6;
- UINT f_operand2;
- unsigned char in_Rd;
- unsigned char out_h_gr_SI_index_of__INT_Rd;
- } sfmt_andq;
- struct { /* */
- INT f_indir_pc__dword;
- UINT f_operand2;
- unsigned char in_Rd;
- unsigned char out_h_gr_SI_index_of__INT_Rd;
- } sfmt_addcdr;
- struct { /* */
- INT f_indir_pc__word;
- UINT f_operand2;
- unsigned char in_Rd;
- unsigned char out_h_gr_SI_index_of__INT_Rd;
- } sfmt_addcwr;
- struct { /* */
- INT f_indir_pc__byte;
- UINT f_operand2;
- unsigned char in_Rd;
- unsigned char out_h_gr_SI_index_of__INT_Rd;
- } sfmt_addcbr;
- struct { /* */
- UINT f_operand2;
- UINT f_u6;
- unsigned char in_Rd;
- unsigned char out_h_gr_SI_index_of__INT_Rd;
- } sfmt_addq;
- struct { /* */
- UINT f_operand1;
- UINT f_operand2;
- unsigned char in_Ps;
- unsigned char in_Rs;
- unsigned char out_h_gr_SI_index_of__INT_Rs;
- } sfmt_mcp;
- struct { /* */
- UINT f_operand1;
- UINT f_operand2;
- unsigned char in_Rd;
- unsigned char in_Rs;
- unsigned char out_Rd;
- unsigned char out_h_sr_SI_7;
- } sfmt_muls_b;
- struct { /* */
- UINT f_memmode;
- UINT f_operand1;
- UINT f_operand2;
- unsigned char in_Ps;
- unsigned char in_Rs;
- unsigned char out_Rs;
- } sfmt_move_spr_mv32;
- struct { /* */
- UINT f_memmode;
- UINT f_operand1;
- UINT f_operand2;
- unsigned char in_Rs;
- unsigned char out_Pd;
- unsigned char out_Rs;
- } sfmt_move_m_sprv32;
- struct { /* */
- UINT f_memmode;
- UINT f_operand1;
- UINT f_operand2;
- unsigned char in_Rs;
- unsigned char out_Rd;
- unsigned char out_Rs;
- } sfmt_movs_m_b_m;
- struct { /* */
- UINT f_memmode;
- UINT f_operand1;
- UINT f_operand2;
- unsigned char in_Rd;
- unsigned char in_Rs;
- unsigned char out_Rs;
- unsigned char out_h_gr_SI_index_of__INT_Rd;
- } sfmt_addc_m;
- struct { /* */
- UINT f_memmode;
- UINT f_operand1;
- UINT f_operand2;
- unsigned char in_Rd;
- unsigned char in_Rs;
- unsigned char out_Rs;
- unsigned char out_h_gr_SI_if__SI_andif__DFLT_prefix_set_not__UINT_inc_index_of__INT_Rs_index_of__INT_Rd;
- } sfmt_add_m_b_m;
- struct { /* */
- UINT f_memmode;
- UINT f_operand1;
- UINT f_operand2;
- unsigned char in_Rd;
- unsigned char in_Rs;
- unsigned char out_Rs;
- unsigned char out_h_gr_SI_0;
- unsigned char out_h_gr_SI_1;
- unsigned char out_h_gr_SI_10;
- unsigned char out_h_gr_SI_11;
- unsigned char out_h_gr_SI_12;
- unsigned char out_h_gr_SI_13;
- unsigned char out_h_gr_SI_14;
- unsigned char out_h_gr_SI_15;
- unsigned char out_h_gr_SI_2;
- unsigned char out_h_gr_SI_3;
- unsigned char out_h_gr_SI_4;
- unsigned char out_h_gr_SI_5;
- unsigned char out_h_gr_SI_6;
- unsigned char out_h_gr_SI_7;
- unsigned char out_h_gr_SI_8;
- unsigned char out_h_gr_SI_9;
- } sfmt_movem_m_r_v32;
- struct { /* */
- UINT f_memmode;
- UINT f_operand1;
- UINT f_operand2;
- unsigned char in_Rd;
- unsigned char in_Rs;
- unsigned char in_h_gr_SI_0;
- unsigned char in_h_gr_SI_1;
- unsigned char in_h_gr_SI_10;
- unsigned char in_h_gr_SI_11;
- unsigned char in_h_gr_SI_12;
- unsigned char in_h_gr_SI_13;
- unsigned char in_h_gr_SI_14;
- unsigned char in_h_gr_SI_15;
- unsigned char in_h_gr_SI_2;
- unsigned char in_h_gr_SI_3;
- unsigned char in_h_gr_SI_4;
- unsigned char in_h_gr_SI_5;
- unsigned char in_h_gr_SI_6;
- unsigned char in_h_gr_SI_7;
- unsigned char in_h_gr_SI_8;
- unsigned char in_h_gr_SI_9;
- unsigned char out_Rs;
- } sfmt_movem_r_m_v32;
- #if WITH_SCACHE_PBB
- /* Writeback handler. */
- struct {
- /* Pointer to argbuf entry for insn whose results need writing back. */
- const struct argbuf *abuf;
- } write;
- /* x-before handler */
- struct {
- /*const SCACHE *insns[MAX_PARALLEL_INSNS];*/
- int first_p;
- } before;
- /* x-after handler */
- struct {
- int empty;
- } after;
- /* This entry is used to terminate each pbb. */
- struct {
- /* Number of insns in pbb. */
- int insn_count;
- /* Next pbb to execute. */
- SCACHE *next;
- SCACHE *branch_target;
- } chain;
- #endif
- };
- /* The ARGBUF struct. */
- struct argbuf {
- /* These are the baseclass definitions. */
- IADDR addr;
- const IDESC *idesc;
- char trace_p;
- char profile_p;
- /* ??? Temporary hack for skip insns. */
- char skip_count;
- char unused;
- /* cpu specific data follows */
- union sem semantic;
- int written;
- union sem_fields fields;
- };
- /* A cached insn.
- ??? SCACHE used to contain more than just argbuf. We could delete the
- type entirely and always just use ARGBUF, but for future concerns and as
- a level of abstraction it is left in. */
- struct scache {
- struct argbuf argbuf;
- };
- /* Macros to simplify extraction, reading and semantic code.
- These define and assign the local vars that contain the insn's fields. */
- #define EXTRACT_IFMT_EMPTY_VARS \
- unsigned int length;
- #define EXTRACT_IFMT_EMPTY_CODE \
- length = 0; \
- #define EXTRACT_IFMT_MOVE_B_R_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVE_B_R_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_MOVEQ_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- INT f_s6; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVEQ_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_s6 = EXTRACT_LSB0_SINT (insn, 16, 5, 6); \
- #define EXTRACT_IFMT_MOVECBR_VARS \
- UINT f_operand2; \
- INT f_indir_pc__byte; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- /* Contents of trailing part of insn. */ \
- UINT word_1; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVECBR_CODE \
- length = 4; \
- word_1 = GETIMEMUSI (current_cpu, pc + 2); \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_indir_pc__byte = (0|(EXTRACT_LSB0_UINT (word_1, 32, 15, 16) << 0)); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_MOVECWR_VARS \
- UINT f_operand2; \
- INT f_indir_pc__word; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- /* Contents of trailing part of insn. */ \
- UINT word_1; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVECWR_CODE \
- length = 4; \
- word_1 = GETIMEMUSI (current_cpu, pc + 2); \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_indir_pc__word = (0|(EXTRACT_LSB0_UINT (word_1, 32, 15, 16) << 0)); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_MOVECDR_VARS \
- INT f_indir_pc__dword; \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- /* Contents of trailing part of insn. */ \
- UINT word_1; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVECDR_CODE \
- length = 6; \
- word_1 = GETIMEMUSI (current_cpu, pc + 2); \
- f_indir_pc__dword = (0|(EXTRACT_LSB0_UINT (word_1, 32, 31, 32) << 0)); \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_MOVUCBR_VARS \
- UINT f_operand2; \
- INT f_indir_pc__byte; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- /* Contents of trailing part of insn. */ \
- UINT word_1; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVUCBR_CODE \
- length = 4; \
- word_1 = GETIMEMUSI (current_cpu, pc + 2); \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_indir_pc__byte = (0|(EXTRACT_LSB0_UINT (word_1, 32, 15, 16) << 0)); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_MOVUCWR_VARS \
- UINT f_operand2; \
- INT f_indir_pc__word; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- /* Contents of trailing part of insn. */ \
- UINT word_1; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVUCWR_CODE \
- length = 4; \
- word_1 = GETIMEMUSI (current_cpu, pc + 2); \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_indir_pc__word = (0|(EXTRACT_LSB0_UINT (word_1, 32, 15, 16) << 0)); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_ADDQ_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_u6; \
- unsigned int length;
- #define EXTRACT_IFMT_ADDQ_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_u6 = EXTRACT_LSB0_UINT (insn, 16, 5, 6); \
- #define EXTRACT_IFMT_CMP_M_B_M_VARS \
- UINT f_operand2; \
- UINT f_membit; \
- UINT f_memmode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_CMP_M_B_M_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_membit = EXTRACT_LSB0_UINT (insn, 16, 11, 1); \
- f_memmode = EXTRACT_LSB0_UINT (insn, 16, 10, 1); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_MOVE_R_SPRV32_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVE_R_SPRV32_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_MOVE_SPR_RV32_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVE_SPR_RV32_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_MOVE_M_SPRV32_VARS \
- UINT f_operand2; \
- UINT f_membit; \
- UINT f_memmode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVE_M_SPRV32_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_membit = EXTRACT_LSB0_UINT (insn, 16, 11, 1); \
- f_memmode = EXTRACT_LSB0_UINT (insn, 16, 10, 1); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_MOVE_C_SPRV32_P2_VARS \
- INT f_indir_pc__dword; \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- /* Contents of trailing part of insn. */ \
- UINT word_1; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVE_C_SPRV32_P2_CODE \
- length = 6; \
- word_1 = GETIMEMUSI (current_cpu, pc + 2); \
- f_indir_pc__dword = (0|(EXTRACT_LSB0_UINT (word_1, 32, 31, 32) << 0)); \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_MOVE_SPR_MV32_VARS \
- UINT f_operand2; \
- UINT f_membit; \
- UINT f_memmode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVE_SPR_MV32_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_membit = EXTRACT_LSB0_UINT (insn, 16, 11, 1); \
- f_memmode = EXTRACT_LSB0_UINT (insn, 16, 10, 1); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_MOVE_SS_R_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVE_SS_R_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_MOVE_R_SS_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_MOVE_R_SS_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_LAPC_D_VARS \
- SI f_indir_pc__dword_pcrel; \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- /* Contents of trailing part of insn. */ \
- UINT word_1; \
- unsigned int length;
- #define EXTRACT_IFMT_LAPC_D_CODE \
- length = 6; \
- word_1 = GETIMEMUSI (current_cpu, pc + 2); \
- f_indir_pc__dword_pcrel = ((pc) + ((0|(EXTRACT_LSB0_UINT (word_1, 32, 31, 32) << 0)))); \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_LAPCQ_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- SI f_qo; \
- unsigned int length;
- #define EXTRACT_IFMT_LAPCQ_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_qo = ((pc) + (((EXTRACT_LSB0_UINT (insn, 16, 3, 4)) << (1)))); \
- #define EXTRACT_IFMT_TEST_M_B_M_VARS \
- UINT f_operand2; \
- UINT f_membit; \
- UINT f_memmode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_TEST_M_B_M_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_membit = EXTRACT_LSB0_UINT (insn, 16, 11, 1); \
- f_memmode = EXTRACT_LSB0_UINT (insn, 16, 10, 1); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_SWAP_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_SWAP_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_ASRQ_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_b5; \
- UINT f_u5; \
- unsigned int length;
- #define EXTRACT_IFMT_ASRQ_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_b5 = EXTRACT_LSB0_UINT (insn, 16, 5, 1); \
- f_u5 = EXTRACT_LSB0_UINT (insn, 16, 4, 5); \
- #define EXTRACT_IFMT_SETF_VARS \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand2; \
- UINT f_operand1; \
- UINT f_dstsrc; \
- unsigned int length;
- #define EXTRACT_IFMT_SETF_CODE \
- length = 2; \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- f_dstsrc = ((((f_operand1) | (((f_operand2) << (4))))) & (255));\
- #define EXTRACT_IFMT_RFE_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_RFE_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_BCC_B_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode_hi; \
- INT f_disp9_hi; \
- UINT f_disp9_lo; \
- INT f_disp9; \
- unsigned int length;
- #define EXTRACT_IFMT_BCC_B_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode_hi = EXTRACT_LSB0_UINT (insn, 16, 9, 2); \
- f_disp9_hi = EXTRACT_LSB0_SINT (insn, 16, 0, 1); \
- f_disp9_lo = EXTRACT_LSB0_UINT (insn, 16, 7, 7); \
- {\
- SI tmp_abslo;\
- SI tmp_absval;\
- tmp_abslo = ((f_disp9_lo) << (1));\
- tmp_absval = ((((((f_disp9_hi) != (0))) ? ((~ (255))) : (0))) | (tmp_abslo));\
- f_disp9 = ((((pc) + (tmp_absval))) + (((GET_H_V32_V32 ()) ? (0) : (2))));\
- }\
- #define EXTRACT_IFMT_BA_B_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode_hi; \
- INT f_disp9_hi; \
- UINT f_disp9_lo; \
- INT f_disp9; \
- unsigned int length;
- #define EXTRACT_IFMT_BA_B_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode_hi = EXTRACT_LSB0_UINT (insn, 16, 9, 2); \
- f_disp9_hi = EXTRACT_LSB0_SINT (insn, 16, 0, 1); \
- f_disp9_lo = EXTRACT_LSB0_UINT (insn, 16, 7, 7); \
- {\
- SI tmp_abslo;\
- SI tmp_absval;\
- tmp_abslo = ((f_disp9_lo) << (1));\
- tmp_absval = ((((((f_disp9_hi) != (0))) ? ((~ (255))) : (0))) | (tmp_abslo));\
- f_disp9 = ((((pc) + (tmp_absval))) + (((GET_H_V32_V32 ()) ? (0) : (2))));\
- }\
- #define EXTRACT_IFMT_BCC_W_VARS \
- UINT f_operand2; \
- SI f_indir_pc__word_pcrel; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- /* Contents of trailing part of insn. */ \
- UINT word_1; \
- unsigned int length;
- #define EXTRACT_IFMT_BCC_W_CODE \
- length = 4; \
- word_1 = GETIMEMUSI (current_cpu, pc + 2); \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_indir_pc__word_pcrel = ((EXTHISI (((HI) (UINT) ((0|(EXTRACT_LSB0_UINT (word_1, 32, 15, 16) << 0)))))) + (((pc) + (((GET_H_V32_V32 ()) ? (0) : (4)))))); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_BA_W_VARS \
- UINT f_operand2; \
- SI f_indir_pc__word_pcrel; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- /* Contents of trailing part of insn. */ \
- UINT word_1; \
- unsigned int length;
- #define EXTRACT_IFMT_BA_W_CODE \
- length = 4; \
- word_1 = GETIMEMUSI (current_cpu, pc + 2); \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_indir_pc__word_pcrel = ((EXTHISI (((HI) (UINT) ((0|(EXTRACT_LSB0_UINT (word_1, 32, 15, 16) << 0)))))) + (((pc) + (((GET_H_V32_V32 ()) ? (0) : (4)))))); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_JAS_C_VARS \
- INT f_indir_pc__dword; \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- /* Contents of trailing part of insn. */ \
- UINT word_1; \
- unsigned int length;
- #define EXTRACT_IFMT_JAS_C_CODE \
- length = 6; \
- word_1 = GETIMEMUSI (current_cpu, pc + 2); \
- f_indir_pc__dword = (0|(EXTRACT_LSB0_UINT (word_1, 32, 31, 32) << 0)); \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_JUMP_P_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_JUMP_P_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_BAS_C_VARS \
- SI f_indir_pc__dword_pcrel; \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- /* Contents of trailing part of insn. */ \
- UINT word_1; \
- unsigned int length;
- #define EXTRACT_IFMT_BAS_C_CODE \
- length = 6; \
- word_1 = GETIMEMUSI (current_cpu, pc + 2); \
- f_indir_pc__dword_pcrel = ((pc) + ((0|(EXTRACT_LSB0_UINT (word_1, 32, 31, 32) << 0)))); \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_BREAK_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_u4; \
- unsigned int length;
- #define EXTRACT_IFMT_BREAK_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_u4 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_SCC_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_SCC_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- #define EXTRACT_IFMT_ADDOQ_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode_hi; \
- INT f_s8; \
- unsigned int length;
- #define EXTRACT_IFMT_ADDOQ_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode_hi = EXTRACT_LSB0_UINT (insn, 16, 9, 2); \
- f_s8 = EXTRACT_LSB0_SINT (insn, 16, 7, 8); \
- #define EXTRACT_IFMT_FIDXI_VARS \
- UINT f_operand2; \
- UINT f_mode; \
- UINT f_opcode; \
- UINT f_size; \
- UINT f_operand1; \
- unsigned int length;
- #define EXTRACT_IFMT_FIDXI_CODE \
- length = 2; \
- f_operand2 = EXTRACT_LSB0_UINT (insn, 16, 15, 4); \
- f_mode = EXTRACT_LSB0_UINT (insn, 16, 11, 2); \
- f_opcode = EXTRACT_LSB0_UINT (insn, 16, 9, 4); \
- f_size = EXTRACT_LSB0_UINT (insn, 16, 5, 2); \
- f_operand1 = EXTRACT_LSB0_UINT (insn, 16, 3, 4); \
- /* Collection of various things for the trace handler to use. */
- typedef struct trace_record {
- IADDR pc;
- /* FIXME:wip */
- } TRACE_RECORD;
- #endif /* CPU_CRISV32F_H */
|